Welcome！[Sign In] ！[Sign Up]！
Front-page it | Collect it | [中国-简体中文]
FAQ Fav
Location:
Downloads SourceCode Embeded-SCM Develop VHDL-FPGA-Verilog
Title: shift_reg_sp Download
 Description: this VHDL Progran get a SCLK(seril CLock) and a WCLK(Word CLOCK) with a serial data line and return a 64nits Parallel data.
 Downloaders recently: [More information of uploader opel_2020]
 To Search:
File list (Check if you may need any files): 
shift_reg_sp.vhd

CodeBus www.codebus.net