Welcome![Sign In][Sign Up]
Location:
Downloads SourceCode Embeded-SCM Develop VHDL-FPGA-Verilog
Title: 1 Download
 Description: Matlab and QuartusII based on the development of wireless communications FPGA design, there are (matlab code, Verilog code abbreviations. Doc) Notes detail dozens of code, there is always the one you like!
 Downloaders recently: [More information of uploader superyeyanbin]
File list (Check if you may need any files):
无线通信FPGA设计
................\matlab代码
................\..........\matlab
................\..........\......\c10
................\..........\......\...\c.mat
................\..........\......\...\costas.m
................\..........\......\...\frame_syn.m
................\..........\......\...\PLLC.m
................\..........\......\...\RRCrece.m
................\..........\......\...\RRCsend.m
................\..........\......\...\symbol_syn.m
................\..........\......\c11
................\..........\......\...\adpeq.m
................\..........\......\...\ante.m
................\..........\......\...\FFTlms.m
................\..........\......\...\lms.m
................\..........\......\...\RLS.m
................\..........\......\...\signlms.m
................\..........\......\...\WHT.m
................\..........\......\...\WHTlms.m
................\..........\......\c12
................\..........\......\...\correce.m
................\..........\......\...\matchfil.m
................\..........\......\...\rake.m
................\..........\......\c13
................\..........\......\...\cell_search_cpich.m
................\..........\......\...\ovsf.m
................\..........\......\...\scramble.m
................\..........\......\...\wcdmasource.m
................\..........\......\c6
................\..........\......\..\impinvar_bilinear.m
................\..........\......\..\rcosflt_filter.m
................\..........\......\..\rcosine_filter.m
................\..........\......\c7
................\..........\......\..\cicde.m
................\..........\......\..\CICdec.m
................\..........\......\..\cicin.m
................\..........\......\..\CICinterp.m
................\..........\......\..\halfdec.m
................\..........\......\..\halfinterp.m
................\..........\......\..\hbfil.m
................\..........\......\..\multirece.m
................\..........\......\..\multisend.m
................\..........\......\c8
................\..........\......\..\ASKmod.m
................\..........\......\..\F2T.m
................\..........\......\..\LPF.m
................\..........\......\..\MSKmod.m
................\..........\......\..\OFDMmod.m
................\..........\......\..\QAMmod.m
................\..........\......\..\QPSKmod.m
................\..........\......\..\T2F.m
................\..........\......\c9
................\..........\......\..\convcode.m
................\..........\......\..\CRCcheck.m
................\..........\......\..\encoderm.m
................\..........\......\..\encode_bit.m
................\..........\......\..\hamming7_4.m
................\..........\......\..\intrlvcode.m
................\..........\......\..\RScode.m
................\..........\......\..\rsc_encode.m
................\..........\......\..\TCMcode.m
................\Verilog代码
................\...........\c10
................\...........\...\10-2
................\...........\...\....\mult.xco
................\...........\...\....\mydds.xco
................\...........\...\....\square_syn.v
................\...........\...\10-4
................\...........\...\....\coastas_dds.v
................\...........\...\....\costas_lf.v
................\...........\...\....\costas_loop.v
................\...........\...\....\costas_lpf.v
................\...........\...\....\costas_mult.v
................\...........\...\....\err_mult.v
................\...........\...\....\fir_lpf.xco
................\...........\...\....\mult.xco
................\...........\...\....\my_dds.xco
................\...........\...\10-6
................\...........\...\....\dearly_sub.v
................\...........\...\....\dedds.v
................\...........\...\....\delay_early_gate.v
................\...........\...\....\de_mult.xco
................\...........\...\....\eddds.xco
................\...........\...\....\iir.v
................\...........\...\....\iir1.v
................\...........\...\10-8
................\...........\...\....\baker.v
................\.........

CodeBus www.codebus.net