Welcome![Sign In][Sign Up]
Location:
Downloads SourceCode Embeded-SCM Develop VHDL-FPGA-Verilog
Title: PROJ Download
 Description: 1, this experiment simulated sine function generator 2, using the logic analyzer to view waveform 3,/proj/simulation directory of simulation in modelsim
 Downloaders recently: [More information of uploader yangliqi9842]
 To Search:
File list (Check if you may need any files):
cmp_state.ini
COUNTER.bsf
COUNTER.v
COUNTER_bb.v

COUNTER_waveforms.html
db
..\altsyncram_1i92.tdf
..\altsyncram_2i92.tdf
..\altsyncram_mjr.tdf
..\altsyncram_r892.tdf
..\altsyncram_sip.tdf
..\altsyncram_th92.tdf
..\altsyncram_vh92.tdf
..\cntr_5u9.tdf
..\cntr_bv7.tdf
..\cntr_cv7.tdf
..\cntr_dn7.tdf
..\cntr_e29.tdf
..\cntr_es6.tdf
..\cntr_f29.tdf
..\cntr_g29.tdf
..\cntr_ln7.tdf
..\cntr_mo8.tdf
..\cntr_no8.tdf
..\cntr_nt9.tdf
..\cntr_oo8.tdf
..\cntr_rn7.tdf
..\cntr_vt9.tdf
..\decode_9ie.tdf
..\WAVE.asm.qmsg
..\WAVE.cbx.xml
..\WAVE.cmp.cdb
..\WAVE.cmp.hdb
..\WAVE.cmp.rdb
..\WAVE.cmp.tdb
..\WAVE.cmp0.ddb
..\WAVE.db_info
..\WAVE.eco.cdb
..\WAVE.eda.qmsg
..\WAVE.fit.qmsg
..\WAVE.hier_info
..\WAVE.hif
..\WAVE.map.cdb
..\WAVE.map.hdb
..\WAVE.map.qmsg
..\WAVE.pre_map.cdb
..\WAVE.pre_map.hdb
..\WAVE.psp
..\WAVE.rtlv.hdb
..\WAVE.rtlv_sg.cdb
..\WAVE.rtlv_sg_swap.cdb
..\WAVE.sgdiff.cdb
..\WAVE.sgdiff.hdb
..\WAVE.signalprobe.cdb
..\WAVE.sld_design_entry.sci
..\WAVE.sld_design_entry_dsc.sci
..\WAVE.syn_hier_info
..\WAVE.tan.qmsg
..\WAVE_cmp.qrpt
..\WAVE_sim.qrpt
div.bsf
div.v
insystem.bmp
quartus_nativelink_simulation.log
ROM.bsf
ROM.v
ROM_bb.v
serv_req_info.txt
signal-tap.bmp
SIN.mif
stp1.stp
WAVE.asm.rpt
WAVE.bdf
WAVE.cdf
WAVE.done
WAVE.eda.rpt
WAVE.fit.eqn
WAVE.fit.rpt
WAVE.fit.summary
WAVE.flow.rpt
WAVE.map.eqn
WAVE.map.rpt
WAVE.map.summary
WAVE.pin
WAVE.pof
WAVE.ppl
WAVE.qpf
WAVE.qsf
WAVE.qws
WAVE.sim.rpt
WAVE.sof
WAVE.tan.rpt
WAVE.tan.summary
WAVE.vwf
WAVE_assignment_defaults.qdf
    

CodeBus www.codebus.net