Welcome！[Sign In] ！[Sign Up]！
Front-page it | Collect it | [中国-简体中文]
FAQ Fav
Location:
Downloads SourceCode Embeded-SCM Develop VHDL-FPGA-Verilog
Title: DDS-top Download
 Description: Able to achieve based on the DDS output sine wave-shaped part of the procedure, the use of Verilog HDL language.
 Downloaders recently: [More information of uploader muyeai]
 To Search: sine wave in verilog Verilog wave SINE WAVE HDL
  • [dds(heli)] - DDS using verilog realized, can be squar
  • [DDS] - Our group for a month to do a total of D
  • [ddsmodem] - modem ask, fsk, psk program susing DDS
  • [2psk] - 2psk Verilog module implementation (carr
File list (Check if you may need any files): 
dds_top.txt
tu.doc

CodeBus www.codebus.net