Welcome![Sign In][Sign Up]
Location:
Downloads SourceCode Embeded-SCM Develop VHDL-FPGA-Verilog
Title: alarm-clock Download
 Description: The VHDL code used to achieve the alarm clock to remind the timing and function. Code which contains four parts, namely a frequency 60,30,2 keyboard control external control quartus2 software can be used to open, compressed package code with the simulation results of four.
 To Search:
File list (Check if you may need any files):
fq_divider.vhd

key_control.vhd

state_control.vhd

time_lock.vhd
    

CodeBus www.codebus.net