Welcome![Sign In][Sign Up]
Location:
Downloads Documents
Title: elock Download
 Description: The design of electronic locks. Code
 Downloaders recently: [More information of uploader sophiawengjia]
 To Search: vhdl
  • [TCNTL] - using VHDL development of the ISE random
  • [4bit.elock] - 4 electronic code locks, has detailed th
  • [LOCK] - FPGA-based electronic password by design
  • [lock] - Electronic code locks, the realization o
  • [lock] - VHDL-based design of electronic locks, d
  • [EDAcodelock] - EDA environment to achieve four decimal
  • [VHDL-topics-Electronic-locks] - VHDL design of the password lock feature
  • [mima] - FPGA-based electronic code lock control
  • [VHDL(LOCK)] - VHDL Digital Design and Implementation o
File list (Check if you may need any files):
dlock
.....\000.vwf
.....\1.vwf
.....\212.vwf
.....\db
.....\..\dlock.asm.qmsg
.....\..\dlock.asm_labs.ddb
.....\..\dlock.cbx.xml
.....\..\dlock.cmp.bpm
.....\..\dlock.cmp.cdb
.....\..\dlock.cmp.ecobp
.....\..\dlock.cmp.hdb
.....\..\dlock.cmp.logdb
.....\..\dlock.cmp.rdb
.....\..\dlock.cmp.tdb
.....\..\dlock.cmp0.ddb
.....\..\dlock.cmp_bb.cdb
.....\..\dlock.cmp_bb.hdb
.....\..\dlock.cmp_bb.logdb
.....\..\dlock.cmp_bb.rcf
.....\..\dlock.dbp
.....\..\dlock.db_info
.....\..\dlock.eco.cdb
.....\..\dlock.eds_overflow
.....\..\dlock.fit.qmsg
.....\..\dlock.fnsim.cdb
.....\..\dlock.fnsim.hdb
.....\..\dlock.fnsim.qmsg
.....\..\dlock.hier_info
.....\..\dlock.hif
.....\..\dlock.map.bpm
.....\..\dlock.map.cdb
.....\..\dlock.map.ecobp
.....\..\dlock.map.hdb
.....\..\dlock.map.logdb
.....\..\dlock.map.qmsg
.....\..\dlock.map_bb.cdb
.....\..\dlock.map_bb.hdb
.....\..\dlock.map_bb.logdb
.....\..\dlock.pre_map.cdb
.....\..\dlock.pre_map.hdb
.....\..\dlock.psp
.....\..\dlock.pss
.....\..\dlock.rtlv.hdb
.....\..\dlock.rtlv_sg.cdb
.....\..\dlock.rtlv_sg_swap.cdb
.....\..\dlock.sgdiff.cdb
.....\..\dlock.sgdiff.hdb
.....\..\dlock.signalprobe.cdb
.....\..\dlock.sim.cvwf
.....\..\dlock.sim.hdb
.....\..\dlock.sim.qmsg
.....\..\dlock.sim.rdb
.....\..\dlock.simfam
.....\..\dlock.sld_design_entry.sci
.....\..\dlock.sld_design_entry_dsc.sci
.....\..\dlock.smp_dump.txt
.....\..\dlock.syn_hier_info
.....\..\dlock.tan.qmsg
.....\..\dlock.tis_db_list.ddb
.....\..\mux_umc.tdf
.....\..\prev_cmp_dlock.asm.qmsg
.....\..\prev_cmp_dlock.fit.qmsg
.....\..\prev_cmp_dlock.map.qmsg
.....\..\prev_cmp_dlock.qmsg
.....\..\prev_cmp_dlock.sim.qmsg
.....\..\prev_cmp_dlock.tan.qmsg
.....\..\wed.wsf
.....\dlock.asm.rpt
.....\dlock.done
.....\dlock.dpf
.....\dlock.fit.rpt
.....\dlock.fit.smsg
.....\dlock.fit.summary
.....\dlock.flow.rpt
.....\dlock.map.rpt
.....\dlock.map.summary
.....\dlock.pin
.....\dlock.pof
.....\dlock.qpf
.....\dlock.qsf
.....\dlock.qws
.....\dlock.sim.rpt
.....\dlock.sof
.....\dlock.tan.rpt
.....\dlock.tan.summary
.....\dlock.vhd
.....\dlock.vhd.bak
.....\dl_cmp.vhd
.....\dl_coder.vhd
.....\dl_coder.vhd.bak
.....\dl_control.vhd
.....\dl_control.vhd.bak
.....\dl_conuter2.vhd
.....\dl_conuter2.vhd.bak
.....\dl_counter.vhd
.....\dl_reg.vhd
.....\dl_reg.vhd.bak
.....\dl_top.vhd.bak
.....\warn.vwf
    

CodeBus www.codebus.net