Welcome！[Sign In] ！[Sign Up]！
Front-page it | Collect it | [中国-简体中文]
FAQ Fav
Location:
Downloads SourceCode Embeded-SCM Develop VHDL-FPGA-Verilog
Title: NIOS_UART Download
 Description: NIOS the UART design, including complete hardware and software design
 Downloaders recently: [More information of uploader ningliang1111]
 To Search: nios nios_uart nios uart
  • [nios_uart] - based Nios II Serial Communication in qu
  • [NIOS_UART_TEST] - NIOS the fourth year of study NIOS seria
  • [nios-fanli] - Nios many examples of systems suitable f
  • [UART_test2] - NIOS II UART test procedure, using a wee
  • [Nios_STEP_BY_STEP] - Nios software development documents, des
  • [nios_uart] - Nios UART on the use of good information
  • [ds_nios_uart] - Nios under UART (asynchronous serial) us
  • [nios_small] - The smallest example for Nios II
  • [Nios] - NIOS II on one of the materials, but als
  • [nios_lcd_3c120] - Cyclone III FPGA Nios II LCD development
File list (Check if you may need any files): 
UART
....\cpu.ocp
....\cpu.v
....\cpu_ic_tag_ram.mif
....\cpu_jtag_debug_module.v
....\cpu_jtag_debug_module_wrapper.v
....\cpu_ociram_default_contents.mif
....\cpu_rf_ram_a.mif
....\cpu_rf_ram_b.mif
....\cpu_test_bench.v
....\db
....\..\altsyncram_9tl1.tdf
....\..\altsyncram_cub1.tdf
....\..\altsyncram_e502.tdf
....\..\altsyncram_ege1.tdf
....\..\altsyncram_k1l1.tdf
....\..\altsyncram_l6e1.tdf
....\..\altsyncram_m6e1.tdf
....\..\altsyncram_t072.tdf
....\..\a_dpfifo_8t21.tdf
....\..\a_fefifo_7cf.tdf
....\..\cntr_dl8.tdf
....\..\cntr_p7j.tdf
....\..\cntr_rj7.tdf
....\..\decode_aoi.tdf
....\..\dpram_5h21.tdf
....\..\nios2_2c5.asm.qmsg
....\..\nios2_2c5.asm_labs.ddb
....\..\nios2_2c5.cbx.xml
....\..\nios2_2c5.cmp.cdb
....\..\nios2_2c5.cmp.hdb
....\..\nios2_2c5.cmp.kpt
....\..\nios2_2c5.cmp.logdb
....\..\nios2_2c5.cmp.rdb
....\..\nios2_2c5.cmp.tdb
....\..\nios2_2c5.cmp0.ddb
....\..\nios2_2c5.cmp2.ddb
....\..\nios2_2c5.dbp
....\..\nios2_2c5.db_info
....\..\nios2_2c5.eco.cdb
....\..\nios2_2c5.fit.qmsg
....\..\nios2_2c5.hier_info
....\..\nios2_2c5.hif
....\..\nios2_2c5.map.cdb
....\..\nios2_2c5.map.hdb
....\..\nios2_2c5.map.logdb
....\..\nios2_2c5.map.qmsg
....\..\nios2_2c5.pre_map.cdb
....\..\nios2_2c5.pre_map.hdb
....\..\nios2_2c5.psp
....\..\nios2_2c5.rtlv.hdb
....\..\nios2_2c5.rtlv_sg.cdb
....\..\nios2_2c5.rtlv_sg_swap.cdb
....\..\nios2_2c5.sgdiff.cdb
....\..\nios2_2c5.sgdiff.hdb
....\..\nios2_2c5.signalprobe.cdb
....\..\nios2_2c5.sld_design_entry.sci
....\..\nios2_2c5.sld_design_entry_dsc.sci
....\..\nios2_2c5.smp_dump.txt
....\..\nios2_2c5.syn_hier_info
....\..\nios2_2c5.tan.qmsg
....\..\scfifo_1n21.tdf
....\delay.bdf
....\delay.bsf
....\delay_counter.bsf
....\delay_counter.v
....\delay_counter_bb.v
....\jtag_uart.v
....\KEY_PIO.v
....\LED_PIO.v
....\nios2_2c5.asm.rpt
....\nios2_2c5.cdf
....\nios2_2c5.done
....\nios2_2c5.dpf
....\nios2_2c5.fit.rpt
....\nios2_2c5.fit.smsg
....\nios2_2c5.fit.summary
....\nios2_2c5.flow.rpt
....\nios2_2c5.map.rpt
....\nios2_2c5.map.summary
....\nios2_2c5.pin
....\nios2_2c5.pof
....\nios2_2c5.qpf
....\nios2_2c5.qsf
....\nios2_2c5.qws
....\nios2_2c5.sof
....\nios2_2c5.tan.rpt
....\nios2_2c5.tan.summary
....\NIOSII_2C5.bsf
....\NIOSII_2C5.ptf
....\NIOSII_2C5.ptf.bak
....\NIOSII_2C5.v
....\NIOSII_2C5_generation_script
....\NIOSII_2C5_log.txt
....\NIOSII_2C5_setup_quartus.tcl
....\NIOSII_2C5_sim
....\..............\atail-f.pl
....\..............\dummy_file
....\..............\jtag_uart_input_mutex.dat
....\..............\jtag_uart_input_stream.dat

CodeBus www.codebus.net