Welcome![Sign In][Sign Up]
Location:
Downloads SourceCode Embeded-SCM Develop VHDL-FPGA-Verilog
Title: ask100 Download
 Description: Clock synchronization module: The clock synchronization module, the analog front-end of the clock signal extraction and data synchronization, making the number of back-end data can be read correctly.
 Downloaders recently: [More information of uploader callingjim]
  • [pll] - Collection of digital phase-locked loop
File list (Check if you may need any files):
ask100.v
ask100.vhd
tb.vhd
    

CodeBus www.codebus.net