Description: Quartus II project files, is a typical FPGA-based digital clock project, there are sub-50MHz frequency, counting, decoding modules. The use of Verilog language.
- [SystemOfTaxiFeeBasedOnVerilogHDL] - Abstract: Shanghai taxi meter as an exam
- [liangzhu] - Introduction to the Verilog HDL FPGA dev
- [CLOCK] - Through the ALTERA company quartus II so
- [clk] - Quartus II project files, is a typical F
- [clk_vhdl] - Quartus II project files, is a typical F
- [qiangdaqi] - Quartus II project files, is a typical b
File list (Check if you may need any files):
CLK_V.qar
Download