Welcome![Sign In][Sign Up]
Location:
Downloads SourceCode Embeded-SCM Develop VHDL-FPGA-Verilog
Title: counter1 Download
 Description: With reset and clock enable verilo description of the decimal counter
 Downloaders recently: [More information of uploader panoay]
 To Search:
File list (Check if you may need any files):
带复位和时钟使能的十进制计数器
..............................\cmp_state.ini
..............................\cnt10.asm.rpt
..............................\cnt10.cdf
..............................\cnt10.done
..............................\cnt10.fit.eqn
..............................\cnt10.fit.rpt
..............................\cnt10.fit.summary
..............................\cnt10.flow.rpt
..............................\cnt10.map.eqn
..............................\cnt10.map.rpt
..............................\cnt10.map.summary
..............................\cnt10.pin
..............................\cnt10.pof
..............................\cnt10.qpf
..............................\cnt10.qsf
..............................\cnt10.qws
..............................\cnt10.sim.rpt
..............................\cnt10.sof
..............................\cnt10.tan.rpt
..............................\cnt10.tan.summary
..............................\cnt10.vhd
..............................\cnt10.vwf
..............................\db
..............................\..\cnt10.asm.qmsg
..............................\..\cnt10.cbx.xml
..............................\..\cnt10.cmp.cdb
..............................\..\cnt10.cmp.hdb
..............................\..\cnt10.cmp.rdb
..............................\..\cnt10.cmp.tdb
..............................\..\cnt10.cmp0.ddb
..............................\..\cnt10.db_info
..............................\..\cnt10.eco.cdb
..............................\..\cnt10.eds_overflow
..............................\..\cnt10.fit.qmsg
..............................\..\cnt10.hier_info
..............................\..\cnt10.hif
..............................\..\cnt10.map.cdb
..............................\..\cnt10.map.hdb
..............................\..\cnt10.map.qmsg
..............................\..\cnt10.pre_map.cdb
..............................\..\cnt10.pre_map.hdb
..............................\..\cnt10.psp
..............................\..\cnt10.rtlv.hdb
..............................\..\cnt10.rtlv_sg.cdb
..............................\..\cnt10.rtlv_sg_swap.cdb
..............................\..\cnt10.sgdiff.cdb
..............................\..\cnt10.sgdiff.hdb
..............................\..\cnt10.signalprobe.cdb
..............................\..\cnt10.sim.hdb
..............................\..\cnt10.sim.qmsg
..............................\..\cnt10.sim.rdb
..............................\..\cnt10.sim.vwf
..............................\..\cnt10.sld_design_entry.sci
..............................\..\cnt10.sld_design_entry_dsc.sci
..............................\..\cnt10.syn_hier_info
..............................\..\cnt10.tan.qmsg
..............................\..\cnt10_cmp.qrpt
..............................\..\cnt10_sim.qrpt
..............................\试验8.txt
    

CodeBus www.codebus.net