Welcome![Sign In][Sign Up]
Location:
Downloads SourceCode Embeded-SCM Develop
Title: spi_slave Download
 Description: spi slave 8bit address 1bit r/w 7bit number data
 Downloaders recently: [More information of uploader imoong]
  • [i211_001] - Dallas 1-Wire ip very useful, do not occ
  • [SPI_Interface] - SPI interface of the VHDL code can be ac
  • [SPI_AT45DB041B] - SPI prepared using Verilog procedures, S
  • [use_3_shoft] - SHA-1 of the verilog program, optimized,
  • [SPI_TEST] - The Serial Peripheral Interface Bus or S
File list (Check if you may need any files):
files_tg2011.lst
funcsim
.......\INCA_libs
.......\.........\.ncv.lock
.......\.........\cds.lib
.......\.........\hdl.var
.......\.........\rtl
.......\.........\...\.cdsvmod
.......\.........\...\.inca.db.153.sun4v
.......\.........\...\cdsinfo.tag
.......\.........\...\inca.sun4v.153.pak
.......\.........\snap.nc
.......\.........\.......\.elab.args
.......\.........\.......\.hard.args
.......\.........\.......\.ncv.lock
.......\.........\.......\.vlog.args
.......\.........\.......\bind.lst.sun4v
.......\.........\.......\cds.lib
.......\.........\.......\hdl.var
.......\.........\worklib
.......\.........\.......\.cdsvmod
.......\.........\.......\.inca.db.153.sun4v
.......\.........\.......\cdsinfo.tag
.......\.........\.......\inca.sun4v.153.pak
.......\READ_DATA.dat
.......\rtl.src
.......\run.rtl
.......\spi_core.log
.......\testblock_tb.v
.......\WAVE
.......\....\rtl_spi.shm
.......\....\...........\rtl_spi.dsn
.......\....\...........\rtl_spi.trn
INCA_libs
.........\snap.nc
.........\.......\.ncv.lock
.........\worklib
.........\.......\.cdsvmod
.........\.......\.inca.db.153.sun4v
.........\.......\cdsinfo.tag
.........\.......\inca.sun4v.153.pak
ncverilog.log
rl
rtl
...\register_arr.v
...\spi_core_slave.v
...\testblock.v
verilog.log
WAVE
_gsim
    

CodeBus www.codebus.net