Welcome！[Sign In] ！[Sign Up]！
Front-page it | Collect it | [中国-简体中文]
FAQ Fav
Location:
Downloads SourceCode Embeded-SCM Develop VHDL-FPGA-Verilog
Title: 8-led-VHDL Download
 Description: 8 water lamps program design, which is a VHDL program
 Downloaders recently: [More information of uploader robot007ldh]
 To Search: vhdl eight LEDs LED VH
  • [FPGA_27eg] - FPGA value of the 27 examples. Rar inclu
  • [ddd] - vhdl language based on the simple Bomade
  • [led] - In this experiment completed the cycle o
  • [paomadeng] - Marquee procedures described in VHDL, fo
  • [lights] - This is a light on the water works, ther
  • [ledflower] - 1. runs the lantern to design the
  • [led] - FPGA realizes the class lantern floated
File list (Check if you may need any files): 
Fourth_Lamp8_VHDL
.................\db
.................\..\dec3_8.asm.qmsg
.................\..\dec3_8.asm_labs.ddb
.................\..\dec3_8.cbx.xml
.................\..\dec3_8.cmp.cdb
.................\..\dec3_8.cmp.hdb
.................\..\dec3_8.cmp.kpt
.................\..\dec3_8.cmp.logdb
.................\..\dec3_8.cmp.rdb
.................\..\dec3_8.cmp.tdb
.................\..\dec3_8.cmp0.ddb
.................\..\dec3_8.dbp
.................\..\dec3_8.db_info
.................\..\dec3_8.eco.cdb
.................\..\dec3_8.eds_overflow
.................\..\dec3_8.fit.qmsg
.................\..\dec3_8.hier_info
.................\..\dec3_8.hif
.................\..\dec3_8.map.cdb
.................\..\dec3_8.map.hdb
.................\..\dec3_8.map.logdb
.................\..\dec3_8.map.qmsg
.................\..\dec3_8.pre_map.cdb
.................\..\dec3_8.pre_map.hdb
.................\..\dec3_8.psp
.................\..\dec3_8.rtlv.hdb
.................\..\dec3_8.rtlv_sg.cdb
.................\..\dec3_8.rtlv_sg_swap.cdb
.................\..\dec3_8.sgdiff.cdb
.................\..\dec3_8.sgdiff.hdb
.................\..\dec3_8.signalprobe.cdb
.................\..\dec3_8.sim.hdb
.................\..\dec3_8.sim.qmsg
.................\..\dec3_8.sim.rdb
.................\..\dec3_8.sim.vwf
.................\..\dec3_8.sld_design_entry.sci
.................\..\dec3_8.sld_design_entry_dsc.sci
.................\..\dec3_8.syn_hier_info
.................\..\dec3_8.tan.qmsg
.................\..\wed.zsf
.................\dec3_8.asm.rpt
.................\dec3_8.cdf
.................\dec3_8.done
.................\dec3_8.dpf
.................\dec3_8.fit.rpt
.................\dec3_8.fit.smsg
.................\dec3_8.fit.summary
.................\dec3_8.flow.rpt
.................\dec3_8.map.rpt
.................\dec3_8.map.summary
.................\dec3_8.pin
.................\dec3_8.pof
.................\dec3_8.qpf
.................\dec3_8.qsf
.................\dec3_8.qws
.................\dec3_8.sim.rpt
.................\dec3_8.tan.rpt
.................\dec3_8.tan.summary
.................\dec3_8.vhd
.................\dec3_8.vwf

CodeBus www.codebus.net