Welcome![Sign In][Sign Up]
Location:
Downloads SourceCode Embeded-SCM Develop VHDL-FPGA-Verilog
Title: example7 Download
 Description: Traffic light control routines this experiment is the analog control a crossroads, traffic lights, four-line three-color lights, representing an intersection of the four port traffic lights
 Downloaders recently: [More information of uploader shenqin30]
 To Search:
File list (Check if you may need any files):
example7
........\db
........\..\jtd.asm.qmsg
........\..\jtd.asm_labs.ddb
........\..\jtd.cbx.xml
........\..\jtd.cmp.cdb
........\..\jtd.cmp.hdb
........\..\jtd.cmp.logdb
........\..\jtd.cmp.rdb
........\..\jtd.cmp.tdb
........\..\jtd.cmp0.ddb
........\..\jtd.dbp
........\..\jtd.db_info
........\..\jtd.eco.cdb
........\..\jtd.fit.qmsg
........\..\jtd.hier_info
........\..\jtd.hif
........\..\jtd.map.cdb
........\..\jtd.map.hdb
........\..\jtd.map.logdb
........\..\jtd.map.qmsg
........\..\jtd.pre_map.cdb
........\..\jtd.pre_map.hdb
........\..\jtd.psp
........\..\jtd.pss
........\..\jtd.rtlv.hdb
........\..\jtd.rtlv_sg.cdb
........\..\jtd.rtlv_sg_swap.cdb
........\..\jtd.sgdiff.cdb
........\..\jtd.sgdiff.hdb
........\..\jtd.signalprobe.cdb
........\..\jtd.sld_design_entry.sci
........\..\jtd.sld_design_entry_dsc.sci
........\..\jtd.syn_hier_info
........\..\jtd.tan.qmsg
........\jtd.asm.rpt
........\jtd.cdf
........\jtd.done
........\jtd.dpf
........\jtd.fit.rpt
........\jtd.fit.smsg
........\jtd.fit.summary
........\jtd.flow.rpt
........\jtd.map.rpt
........\jtd.map.summary
........\jtd.pin
........\jtd.pof
........\jtd.qpf
........\jtd.qsf
........\jtd.qws
........\jtd.tan.rpt
........\jtd.tan.summary
........\jtd.vhd
........\jtd_assignment_defaults.qdf
    

CodeBus www.codebus.net