RSverilog RS decoding main modules of the verilog

Title: RSverilog

Category:
SCM
Tags:
[VHDL] [源码]
File Size:
9kb
Update:
2012-11-26
Downloads:
0 Times
Uploaded by:
gxingstar

Description: RS decoding main modules of the verilog code, very useful and very useful, and we need to look at Oh sure

Downloaders recently: [More information of uploader gxingstar]

To Search: RS vhdl code for RS Code RS VHDL

[rs-code] - PLD-based encoding and decoding of RS co
[RSverilog] - RS-coded Verilog source code, used to sh
[RS(31-19-6)] - reed-solomon decoder. A total of seven p
[RS_encod_decod] - Since the publication of RS error-correc
[RS_Verilog] - FPGA realization of RS code, verilog lan
[rs_decoder_31_19_6_latest.tar] - RS decoder FPGA to achieve, there TestBe
[DFP_algorithm] - DFP, this procedure applies to solution
[RS] - On the RS encoding and decoding a relati
[RS-decode_base-on-FPGA] - This is a wonderful master rs decode the

File list (Check if you may need any files):

RS码关键模块verilog代码
.......................\BM_KES.v
.......................\CheinSearch.v
.......................\forney.v
.......................\inverse.v
.......................\rom_power.v
.......................\SyndromeCalc.v

Main Category

SourceCode

Web Code

Develop Tools

Document

Other resource

Category

About site

CodeBus www.codebus.net