Welcome![Sign In][Sign Up]
Location:
Downloads SourceCode Embeded-SCM Develop VHDL-FPGA-Verilog
Title: h_adder Download
 Description: A full-adder algorithm is based on the VHDL software emulation. Please download the reference!
 Downloaders recently: [More information of uploader xiatian6251]
 To Search:
  • [stocksoft] - 鲁 脤脨貌 戮 鹿 媒脕脣渭 梅 脢脭, 脰 卤 陆 脫脭脣脨脨 戮 脥 驴 脡
  • [python] - Getting Started Guide python GUI Program
  • [fingerxufa] - On the thinning algorithm, a source code
File list (Check if you may need any files):
half_adder
..........\Generic
..........\.......\contents.lib~
..........\.......\Generic.cfg
..........\.......\half_adder.erf
..........\.......\half_adder.wsp
..........\.......\sources.sth
..........\.......\wave.dat
..........\half_adder.adf
..........\half_adder.lib
..........\half_adder.mgf
..........\log
..........\...\compile.log
..........\...\console.log
..........\...\find.log
..........\...\simulation.log
..........\src
..........\...\component_1.bak
..........\...\component_1.VHD
..........\...\component_2.VHD
..........\...\Half_adder.bak
..........\...\Half_adder.VHD
..........\...\half_adder1.vhd
..........\...\TestBench
..........\...\.........\Half_adder_TB.bak
..........\...\.........\Half_adder_TB.vhd
..........\...\.........\Half_adder_TB_runtest.do
..........\...\Waveform.awf
..........\...\Waveform1.awf
..........\...\Waveform2.awf
..........\...\Waveform3.awf
    

CodeBus www.codebus.net