Welcome！[Sign In] ！[Sign Up]！
Front-page it | Collect it | [中国-简体中文]
FAQ Fav
Location:
Downloads SourceCode Communication-Mobile
Title: min Download
 Description: filter
 Downloaders recently: [More information of uploader lihua38307308]
 To Search: min Filter verilog
  • [canYCrCb2RGBintegratedmodule(Verilog)_using] - can YCrCb2RGB integrated module (Verilog
  • [maxfilt2] - the Matlab image processing procedures,
  • [fir2] - Verilog prepared by the fir filter can a
  • [cic] - Verilog code written by CIC filter proce
  • [fir_16] - fir filter-verilog, the fir filter based
  • [xapp283] - Color Space Converter: Y’CrCb to R’G’B’
  • [max_min_filter] - performs two-dimensional maximum filteri
  • [audiosample] - Over-sampling DAC for audio interpolatio
  • [YCbCr2RGB] - verilog implementation YCbCr to RGB was
  • [18a] - Matched filter design, VERILOG implement
File list (Check if you may need any files): 
FIR
...\ADD_32.v
...\ADD_33.udo
...\ADD_33.v
...\ADD_33_wave.fdo
...\ADD_34.v
...\CLK4.udo
...\CLK4.v
...\CLK4_wave.fdo
...\compxlib.cfg
...\compxlib.log
...\Data_Out.udo
...\Data_Out.v
...\Data_Out_wave.fdo
...\FIR.ise
...\FIR.ntrc_log
...\FIR.restore
...\FIR2test.fdo
...\FIR2test.udo
...\FIR2test.v
...\FIR2test_wave.fdo
...\FIR_xdb
...\.......\tmp
...\.......\...\ise
...\.......\...\...\version
...\.......\...\...\__OBJSTORE__
...\.......\...\...\............\Autonym
...\.......\...\...\............\common
...\.......\...\...\............\HierarchicalDesign
...\.......\...\...\............\..................\HDProject
...\.......\...\...\............\..................\.........\HDProject
...\.......\...\...\............\..................\.........\HDProject_StrTbl
...\.......\...\...\............\..................\__stored_object_table__
...\.......\...\...\............\PnAutoRun
...\.......\...\...\............\.........\Scripts
...\.......\...\...\............\.........\.......\RunOnce_tcl
...\.......\...\...\............\.........\.......\RunOnce_tcl_StrTbl
...\.......\...\...\............\ProjectNavigator
...\.......\...\...\............\................\dpm_project_main
...\.......\...\...\............\................\................\dpm_project_main
...\.......\...\...\............\................\................\dpm_project_main_StrTbl
...\.......\...\...\............\................\................\NameMap
...\.......\...\...\............\................\................\NameMap_StrTbl
...\.......\...\...\............\................\__stored_objects__
...\.......\...\...\............\................\__stored_objects___StrTbl
...\.......\...\...\............\................\__stored_object_table__
...\.......\...\...\............\ProjectNavigatorGui
...\.......\...\...\............\...................\GuiProjectData
...\.......\...\...\............\...................\GuiProjectData_StrTbl
...\.......\...\...\............\SrcCtrl
...\.......\...\...\............\.......\SavedOptions
...\.......\...\...\............\STE
...\.......\...\...\............\xreport
...\.......\...\...\............\.......\Gc_RvReportViewer-Current-Module
...\.......\...\...\............\.......\Gc_RvReportViewer-Current-Module_StrTbl
...\.......\...\...\............\.......\Gc_RvReportViewer-Module-Data-top
...\.......\...\...\............\.......\Gc_RvReportViewer-Module-Data-top_StrTbl
...\.......\...\...\............\.......\Gc_RvReportViewer-Module-DataFactory-Default
...\.......\...\...\............\.......\Gc_RvReportViewer-Module-DataFactory-Default_StrTbl
...\.......\...\...\............\_ProjRepoInternal_
...\.......\...\...\__REGISTRY__
...\.......\...\...\............\Autonym
...\.......\...\...\............\.......\regkeys
...\.......\...\...\............\bitgen
...\.......\...\...\............\......\regkeys
...\.......\...\...\............\common
...\.......\...\...\............\......\regkeys
...\.......\...\...\............\cpldfit
...\.......\...\...\............\.......\regkeys
...\.......\...\...\............\dumpngdio
...\.......\...\...\............\.........\regkeys
...\.......\...\...\............\fuse
...\.......\...\...\............\....\regkeys
...\.......\...\...\............\HierarchicalDesign
...\.......\...\...\............\..................\HDProject
...\.......\...\...\............\..................\.........\regkeys
...\.......\...\...\............\..................\regkeys
...\.......\...\...\............\hprep6
...\.......\...\...\............\......\regkeys
...\.......\...\...\............\idem
...\.......\...\...\............\....\regkeys
...\.......\...\...\............\map
...\.......\...\...\............\...\regkeys
...\.......\...\...\............\netgen
...\.......\...\...\............\......\regkeys
...\.......\...\...\............\ngc2edif
...\.......\...\...\............\........\regkeys
...\.......\...\...\............\ngcbuild
...\.......\...\...\............\........\regkeys
...\.......\...\...\............\ngdbuild
...\.......\...\...\............\........\regkeys
...\.

CodeBus www.codebus.net