Welcome![Sign In][Sign Up]
Location:
Downloads SourceCode Embeded-SCM Develop VHDL-FPGA-Verilog
Title: UART Download
 Description: FPGA UART FPGA UART FPGA UART FPGA UART
 Downloaders recently: [More information of uploader jschenhao]
 To Search: FPGA uart
  • [serial_VHDL] - FPGA for serial communication procedure
  • [RS232] - FPGA realization of RS-232 serial port t
  • [UART_send] - Verilog HDL send serial procedures, ACTE
  • [FPGA] - Using Verilog to send and receive data t
  • [uart(Verilog)] - UART asynchronous serial communication p
  • [UART] - Serial Communication verilog CPLDEPM1270
  • [rs232] - fpga serial read and write procedures, b
  • [async_transmitter] - The program for the RS232 serial port co
  • [uart] - uart verilog
  • [RS232] - On sopc ep2c5 development board rs232 ro
File list (Check if you may need any files):
UART
....\automake.log
....\baudrate_generator.jhd
....\baudrate_generator.vhd
....\baudrate_generator_TB.jhd
....\baudrate_generator_TB.vhd
....\counter.jhd
....\counter.vhd
....\counter_TB.jhd
....\counter_TB.vhd
....\detector.jhd
....\detector.vhd
....\detector_TB.jhd
....\detector_TB.vhd
....\parity_verifier.jhd
....\parity_verifier.vhd
....\parity_verifier_TB.jhd
....\parity_verifier_TB.vhd
....\shift_register.jhd
....\shift_register.vhd
....\shift_register_TB.jhd
....\shift_register_TB.vhd
....\switch.jhd
....\switch.vhd
....\switch_bus.jhd
....\switch_bus.vhd
....\switch_bus_TB.jhd
....\switch_bus_TB.vhd
....\UART.npl
....\uart_core.jhd
....\uart_core.vhd
....\UART_PACKAGE.vhd
....\uart_top.jhd
....\uart_top.vhd
....\uart_top_tb.jhd
....\uart_top_tb.vhd
....\__projnav
....\.........\p00p5000.kis
....\.........\p00pi000.kis
....\.........\p00pl000.kis
....\.........\runXst_tcl.rsp
....\__projnav.log
    

CodeBus www.codebus.net