Welcome![Sign In][Sign Up]
Location:
Downloads SourceCode Embeded-SCM Develop VHDL-FPGA-Verilog
Title: DDS Download
 Description: Quartus on the DDS, can occur sine wave, square wave, triangle wave, with the top-level documents, notes in the procedure
 Downloaders recently: [More information of uploader wagwyyy]
  • [DDS1] - DDS signal generator, can produce a vari
  • [AD9850Example] - A practical example of AD9850 can be use
  • [CORDIC_DDS_16bit] - dds frequency generated files, see if th
  • [dds] - Available is a good DDS frequency synthe
  • [DDS] - Our group for a month to do a total of D
  • [DDS_VERILOG] - verilog dds
  • [DDS] - This is an arbitrary frequency sinusoida
  • [spwm] - SPWM modulation on the design of VHDL co
  • [ddsb] - DDS waveform generator, by changing the
  • [quartus-dds] - quartus environment using the schematic
File list (Check if you may need any files):
DDS
...\db
...\..\add_sub_pjg.tdf
...\..\add_sub_sig.tdf
...\..\altsyncram_hv21.tdf
...\..\altsyncram_ku21.tdf
...\..\DDS.db_info
...\..\DDS.eco.cdb
...\..\DDS.sim.vwf
...\..\DDS.sld_design_entry.sci
...\..\wed.zsf
...\DDS.asm.rpt
...\DDS.bdf
...\DDS.cdf
...\DDS.cmp.rpt
...\DDS.done
...\DDS.dpf
...\DDS.fit.eqn
...\DDS.fit.rpt
...\DDS.fit.smsg
...\DDS.fit.summary
...\DDS.flow.rpt
...\DDS.map.eqn
...\DDS.map.rpt
...\DDS.map.summary
...\DDS.pin
...\DDS.pof
...\DDS.qpf
...\DDS.qsf
...\DDS.qws
...\DDS.sim.rpt
...\DDS.sof
...\DDS.tan.rpt
...\DDS.tan.summary
...\DDS.vwf
...\dds256.mif
...\DDS_assignment_defaults.qdf
...\dds_rom.bsf
...\dds_rom.inc
...\dds_rom.tdf
...\dff0.bsf
...\dff0.vhd
...\dff1.bsf
...\dff1.vhd
...\dffin.bsf
...\dffin.vhd
...\ftwin.bsf
...\ftwin.vhd
...\lpm_add_sub0.bsf
...\lpm_add_sub0.inc
...\lpm_add_sub0.tdf
    

CodeBus www.codebus.net