Welcome![Sign In][Sign Up]
Location:
Downloads SourceCode Embeded-SCM Develop VHDL-FPGA-Verilog
Title: Example Download
 Description: Nanny Fpga Development Board of the Genuine test procedures, including control lcd1602 LCD driver, Ad9201 ADC and DAC AD5440 driver control procedures
 Downloaders recently: [More information of uploader 383331207]
File list (Check if you may need any files):
Example
.......\AD5440.rar
.......\AD5440.vhd
.......\AD5440.vhd.bak
.......\AD9201.rar
.......\AD9201.vhd
.......\db
.......\..\NannyTest.db_info
.......\..\NannyTest.eco.cdb
.......\..\NannyTest.sld_design_entry.sci
.......\..\prev_cmp_NannyTest.asm.qmsg
.......\..\prev_cmp_NannyTest.fit.qmsg
.......\..\prev_cmp_NannyTest.map.qmsg
.......\..\prev_cmp_NannyTest.tan.qmsg
.......\LCD1602.rar
.......\LCD1602.vhd
.......\LCD1602.vhd.bak
.......\Nanny.vhd
.......\NannyTest.asm.rpt
.......\NannyTest.cdf
.......\NannyTest.done
.......\NannyTest.dpf
.......\NannyTest.fit.rpt
.......\NannyTest.fit.smsg
.......\NannyTest.fit.summary
.......\NannyTest.flow.rpt
.......\NannyTest.jdi
.......\NannyTest.map.rpt
.......\NannyTest.map.summary
.......\NannyTest.merge.rpt
.......\NannyTest.pin
.......\NannyTest.pof
.......\NannyTest.qpf
.......\NannyTest.qsf
.......\NannyTest.qws
.......\NannyTest.sof
.......\NannyTest.tan.rpt
.......\NannyTest.tan.summary
.......\NannyTest_assignment_defaults.qdf
.......\NannyTest_description.txt
.......\output_file.jic
.......\output_file.map
.......\prev_cmp_NannyTest.qmsg
.......\sopc_builder_log.txt
.......\stp1.stp
.......\transcript
    

CodeBus www.codebus.net