Welcome！[Sign In] ！[Sign Up]！
Front-page it | Collect it | [中国-简体中文]
FAQ Fav
Location:
Downloads SourceCode Embeded-SCM Develop VHDL-FPGA-Verilog
Title: DDS Download
 Description: DDS-based signal generator several principles of design, the use of FPGA or FPGA platform and a common platform PC
 Downloaders recently: [More information of uploader wangxiaozhou_seu]
 To Search: DDS
  • [SPDenoiseMethod] - Salt and Pepper Noise very effective de-
  • [dds] - The article is an excellent paper. DDS d
  • [DDS] - DDS principle that there is a timing dia
  • [sWave] - Sine wave, Verilog waveform generator, a
  • [FFT] - FFT data, there are many papers and arti
  • [PLDsystemcode] - VHDL-related procedures of temperature s
  • [fequency] - CPLD based on the number of degrees of a
  • [dds] - The DDS-based FPGA design, the procedure
  • [dds] - How to make use of DDS generated FM sign
  • [DDS_VERILOG] - verilog dds
File list (Check if you may need any files): 
基于DDS方式的信号发生器设计.PDF
基于DDS的高分辨率信号发生器的实现.PDF
基于双DDS的高速任意波发生器实现技术.PDF

CodeBus www.codebus.net