Welcome![Sign In][Sign Up]
Location:
Downloads SourceCode Embeded-SCM Develop VHDL-FPGA-Verilog
Title: jk_ff Download
 Description: This is one I wrote it myself on the JK flip-flop process of VERILOG.
 Downloaders recently: [More information of uploader xujian871226]
 To Search:
File list (Check if you may need any files):
jk_ff
.....\db
.....\..\jk_ff.asm.qmsg
.....\..\jk_ff.asm_labs.ddb
.....\..\jk_ff.cbx.xml
.....\..\jk_ff.cmp.bpm
.....\..\jk_ff.cmp.cdb
.....\..\jk_ff.cmp.ecobp
.....\..\jk_ff.cmp.hdb
.....\..\jk_ff.cmp.logdb
.....\..\jk_ff.cmp.rdb
.....\..\jk_ff.cmp.tdb
.....\..\jk_ff.cmp0.ddb
.....\..\jk_ff.cmp2.ddb
.....\..\jk_ff.cmp_bb.cdb
.....\..\jk_ff.cmp_bb.hdb
.....\..\jk_ff.cmp_bb.logdb
.....\..\jk_ff.cmp_bb.rcf
.....\..\jk_ff.dbp
.....\..\jk_ff.db_info
.....\..\jk_ff.eco.cdb
.....\..\jk_ff.fit.qmsg
.....\..\jk_ff.hier_info
.....\..\jk_ff.hif
.....\..\jk_ff.map.bpm
.....\..\jk_ff.map.cdb
.....\..\jk_ff.map.ecobp
.....\..\jk_ff.map.hdb
.....\..\jk_ff.map.logdb
.....\..\jk_ff.map.qmsg
.....\..\jk_ff.map_bb.cdb
.....\..\jk_ff.map_bb.hdb
.....\..\jk_ff.map_bb.logdb
.....\..\jk_ff.pre_map.cdb
.....\..\jk_ff.pre_map.hdb
.....\..\jk_ff.psp
.....\..\jk_ff.pss
.....\..\jk_ff.rtlv.hdb
.....\..\jk_ff.rtlv_sg.cdb
.....\..\jk_ff.rtlv_sg_swap.cdb
.....\..\jk_ff.sgdiff.cdb
.....\..\jk_ff.sgdiff.hdb
.....\..\jk_ff.signalprobe.cdb
.....\..\jk_ff.sld_design_entry.sci
.....\..\jk_ff.sld_design_entry_dsc.sci
.....\..\jk_ff.syn_hier_info
.....\..\jk_ff.tan.qmsg
.....\..\prev_cmp_jk_ff.asm.qmsg
.....\..\prev_cmp_jk_ff.fit.qmsg
.....\..\prev_cmp_jk_ff.map.qmsg
.....\..\prev_cmp_jk_ff.tan.qmsg
.....\jk
.....\..\db
.....\..\..\jk.cbx.xml
.....\..\..\jk.cmp.rdb
.....\..\..\jk.db_info
.....\..\..\jk.eco.cdb
.....\..\..\jk.map.hdb
.....\..\..\jk.map.qmsg
.....\..\..\jk.sld_design_entry.sci
.....\..\jk.flow.rpt
.....\..\jk.map.rpt
.....\..\jk.map.summary
.....\..\jk.qpf
.....\..\jk.qsf
.....\..\jk.qws
.....\..\jk.v
.....\..\jk_0.v
.....\jk-edfe-ff
.....\..........\Block1.bdf
.....\..........\db
.....\..........\..\jk_Edge_FF.cbx.xml
.....\..........\..\jk_Edge_FF.cmp.rdb
.....\..........\..\jk_Edge_FF.db_info
.....\..........\..\jk_Edge_FF.eco.cdb
.....\..........\..\jk_Edge_FF.hif
.....\..........\..\jk_Edge_FF.map.hdb
.....\..........\..\jk_Edge_FF.map.qmsg
.....\..........\..\jk_Edge_FF.sld_design_entry.sci
.....\..........\..\jk_Edge_FF.sld_design_entry_dsc.sci
.....\..........\jk_Edge_FF.bsf
.....\..........\jk_Edge_FF.done
.....\..........\jk_Edge_FF.flow.rpt
.....\..........\jk_Edge_FF.map.rpt
.....\..........\jk_Edge_FF.map.summary
.....\..........\jk_Edge_FF.qpf
.....\..........\jk_Edge_FF.qsf
.....\..........\jk_Edge_FF.qws
.....\..........\jk_Edge_FF.v
.....\jk_ff.asm.rpt
.....\jk_ff.cdf
.....\jk_ff.done
.....\jk_ff.fit.rpt
.....\jk_ff.fit.smsg
.....\jk_ff.fit.summary
.....\jk_ff.flow.rpt
.....\jk_ff.map.rpt
.....\jk_ff.map.summary
.....\jk_ff.pin
.....\jk_ff.pof
    

CodeBus www.codebus.net