Welcome![Sign In][Sign Up]
Location:
Downloads SourceCode Embeded-SCM Develop VHDL-FPGA-Verilog
Title: dds Download
 Description: The use of EDA hardware description language to achieve the DDS functions, using VC++6.0 to achieve sinx, cosx data collection, software used as the carrier to achieve quart2
 Downloaders recently: [More information of uploader yzchao37]
 To Search: DDS
File list (Check if you may need any files):
dds
...\adder32.vhd
...\db
...\..\adder32.asm.qmsg
...\..\adder32.cbx.xml
...\..\adder32.cmp.cdb
...\..\adder32.cmp.hdb
...\..\adder32.cmp.kpt
...\..\adder32.cmp.logdb
...\..\adder32.cmp.rdb
...\..\adder32.cmp.tdb
...\..\adder32.cmp0.ddb
...\..\adder32.dbp
...\..\adder32.db_info
...\..\adder32.eco.cdb
...\..\adder32.fit.qmsg
...\..\adder32.hier_info
...\..\adder32.hif
...\..\adder32.map.cdb
...\..\adder32.map.hdb
...\..\adder32.map.logdb
...\..\adder32.map.qmsg
...\..\adder32.pre_map.cdb
...\..\adder32.pre_map.hdb
...\..\adder32.psp
...\..\adder32.rpp.qmsg
...\..\adder32.rtlv.hdb
...\..\adder32.rtlv_sg.cdb
...\..\adder32.rtlv_sg_swap.cdb
...\..\adder32.sgate.rvd
...\..\adder32.sgate_sm.rvd
...\..\adder32.sgdiff.cdb
...\..\adder32.sgdiff.hdb
...\..\adder32.signalprobe.cdb
...\..\adder32.sld_design_entry.sci
...\..\adder32.sld_design_entry_dsc.sci
...\..\adder32.syn_hier_info
...\..\adder32.tan.qmsg
...\..\dds.asm.qmsg
...\..\dds.cbx.xml
...\..\dds.cmp.cdb
...\..\dds.cmp.hdb
...\..\dds.cmp.kpt
...\..\dds.cmp.logdb
...\..\dds.cmp.rdb
...\..\dds.cmp.tdb
...\..\dds.cmp0.ddb
...\..\dds.dbp
...\..\dds.db_info
...\..\dds.eco.cdb
...\..\dds.fit.qmsg
...\..\dds.hier_info
...\..\dds.hif
...\..\dds.map.cdb
...\..\dds.map.hdb
...\..\dds.map.logdb
...\..\dds.map.qmsg
...\..\dds.pre_map.cdb
...\..\dds.pre_map.hdb
...\..\dds.psp
...\..\dds.rpp.qmsg
...\..\dds.rtlv.hdb
...\..\dds.rtlv_sg.cdb
...\..\dds.rtlv_sg_swap.cdb
...\..\dds.sgate.rvd
...\..\dds.sgate_sm.rvd
...\..\dds.sgdiff.cdb
...\..\dds.sgdiff.hdb
...\..\dds.signalprobe.cdb
...\..\dds.sld_design_entry.sci
...\..\dds.sld_design_entry_dsc.sci
...\..\dds.syn_hier_info
...\..\dds.tan.qmsg
...\..\reg1.asm.qmsg
...\..\reg1.cbx.xml
...\..\reg1.cmp.cdb
...\..\reg1.cmp.hdb
...\..\reg1.cmp.kpt
...\..\reg1.cmp.logdb
...\..\reg1.cmp.rdb
...\..\reg1.cmp.tdb
...\..\reg1.cmp0.ddb
...\..\reg1.dbp
...\..\reg1.db_info
...\..\reg1.eco.cdb
...\..\reg1.fit.qmsg
...\..\reg1.hier_info
...\..\reg1.hif
...\..\reg1.map.cdb
...\..\reg1.map.hdb
...\..\reg1.map.logdb
...\..\reg1.map.qmsg
...\..\reg1.pre_map.cdb
...\..\reg1.pre_map.hdb
...\..\reg1.psp
...\..\reg1.rpp.qmsg
...\..\reg1.rtlv.hdb
...\..\reg1.rtlv_sg.cdb
...\..\reg1.rtlv_sg_swap.cdb
...\..\reg1.sgate.rvd
    

CodeBus www.codebus.net