Welcome![Sign In][Sign Up]
Location:
Downloads SourceCode Embeded-SCM Develop VHDL-FPGA-Verilog
Title: uart Download
 Description: uart vhdl quartus
 Downloaders recently: [More information of uploader myqself]
  • [VHDLElaborateson100cases.Rar] - VHDL Elaborates on 100 cases. Detailed a
  • [RS232] - RS232 Controller For Altera SOPC Builder
  • [UART_test2] - NIOS II UART test procedure, using a wee
  • [uart] - VHDL prepared the design of serial async
  • [rs_encoder] - A very good RS encoder for DVB Channel C
  • [Uart] - Using FPGA, VHDL realize the UART core,
  • [sram] - FPGA to the SRAM write data (VHDL progra
  • [fpgaandveriloghdl] - FPGA in the embedded high-class coursewa
  • [dds] - Based on VHDL+ FPGA design of the DDS si
  • [juzhenjianpan] - VHDL
File list (Check if you may need any files):
uart
....\clk_pdiv.inc
....\clk_pdiv.sym
....\clk_pdiv.tdf
....\cmp_state.ini
....\db
....\..\add_sub_ine.tdf
....\..\add_sub_ule.tdf
....\..\cmpr_mp5.tdf
....\..\cmpr_ol5.tdf
....\..\mux_19c.tdf
....\..\mux_35c.tdf
....\..\mux_q8c.tdf
....\..\mux_s4c.tdf
....\..\uart-sim.vwf
....\..\uart.db_info
....\..\uart.eco.cdb
....\..\uart.sld_design_entry.sci
....\..\uart_cmp.qrpt
....\..\uart_hier_info
....\..\uart_sim.qrpt
....\..\uart_syn_hier_info
....\filterx.inc
....\filterx.sym
....\filterx.tdf
....\filt_tpl.inc
....\filt_tpl.sym
....\filt_tpl.tdf
....\Par_Gen.inc
....\Par_Gen.sym
....\Par_Gen.tdf
....\Readme.txt
....\Rx.bsf
....\rx.sym
....\rx.tdf
....\shiftreg.inc
....\shiftreg.sym
....\shiftreg.tdf
....\sim.cfg
....\TX.bsf
....\tx.sym
....\tx.tdf
....\uart.acf
....\uart.done
....\uart.flow.rpt
....\uart.gdf
....\uart.hif
....\uart.inc
....\uart.map.eqn
....\uart.map.rpt
....\uart.qpf
....\uart.qsf
....\uart.qws
....\uart.sim.rpt
....\uart.sym
....\uart.vwf
....\UARTCTRL.bsf
....\uartctrl.sym
....\UARTCTRL.tdf
....\uarttest.acf
....\uarttest.gdf
....\uarttest.hif
....\uarttest.mmf
....\uarttest.scf
....\uart_assignment_defaults.qdf
    

CodeBus www.codebus.net