Welcome![Sign In][Sign Up]
Location:
Downloads SourceCode Embeded-SCM Develop VHDL-FPGA-Verilog
Title: FPGA_Examples Download
 Description: " FPGA embedded applications typical example of system development" - the book' s CD-ROM, the information is written in VHDL, the author:叶淦China
 Downloaders recently: [More information of uploader dpli03]
File list (Check if you may need any files):
伪随机图案发生器设计实例
........................\程序代码
........................\........\Divide1.tdf
........................\........\hdb3_encode.tdf
........................\........\Pll_control.tdf
........................\........\prbs_bit.tdf
........................\........\prbs_byte.tdf
全数字调制解调器设计实例
........................\Matlab程序
........................\..........\agc.m
........................\..........\agctbl.m
........................\..........\agcvec.m
........................\..........\pll.m
........................\..........\pll.m.bak
........................\..........\pllsim.m
........................\..........\rrc_h.m
........................\..........\rrc_rom.m
........................\Quartus程序
........................\...........\agc
........................\...........\...\agc.done
........................\...........\...\agc.flow.rpt
........................\...........\...\agc.map.eqn
........................\...........\...\agc.map.rpt
........................\...........\...\agc.qpf
........................\...........\...\agc.qsf
........................\...........\...\agc.qws
........................\...........\...\agc.sim.rpt
........................\...........\...\agc.tbl
........................\...........\...\agc.tdf
........................\...........\...\agc_assignment_defaults.qdf
........................\...........\...\cmp_state.ini
........................\...........\...\db
........................\...........\...\..\add_sub_4sg.tdf
........................\...........\...\..\add_sub_bsg.tdf
........................\...........\...\..\add_sub_dvb.tdf
........................\...........\...\..\add_sub_eof.tdf
........................\...........\...\..\add_sub_fof.tdf
........................\...........\...\..\add_sub_gkf.tdf
........................\...........\...\..\add_sub_hhg.tdf
........................\...........\...\..\add_sub_hkf.tdf
........................\...........\...\..\add_sub_lgh.tdf
........................\...........\...\..\add_sub_n3h.tdf
........................\...........\...\..\add_sub_o3h.tdf
........................\...........\...\..\add_sub_ovg.tdf
........................\...........\...\..\add_sub_pqf.tdf
........................\...........\...\..\agc-sim.vwf
........................\...........\...\..\agc.db_info
........................\...........\...\..\agc.eco.cdb
........................\...........\...\..\agc.sld_design_entry.sci
........................\...........\...\..\agc_cmp.qrpt
........................\...........\...\..\agc_hier_info
........................\...........\...\..\agc_sim.qrpt
........................\...........\...\..\agc_syn_hier_info
........................\...........\...\..\cmpr_0h8.tdf
........................\...........\...\..\cmpr_2d8.tdf
........................\...........\...\..\cmpr_33b.tdf
........................\...........\...\..\cmpr_5va.tdf
........................\...........\...\..\cmpr_83b.tdf
........................\...........\...\..\cmpr_ava.tdf
........................\...........\...\..\par_add_bla.tdf
........................\...........\...\..\par_add_dha.tdf
........................\...........\...\sim.cfg
........................\...........\...\vector.vec
........................\...........\crblock.tdf
........................\...........\rrc.mif
........................\...........\rrc.tbl
........................\...........\rrc.tdf
........................\...........\str.bdf
........................\...........\str_filter.tdf
实例内容简介和丛书作者小传
..........................\实例内容简介和丛书作者小传.tif
异步通信串行口设计实例
......................\Quartus程序
......................\...........\uart
......................\...........\....\clk_pdiv.inc
......................\...........\....\clk_pdiv.sym
......................\...........\....\clk_pdiv.tdf
......................\...........\....\cmp_state.ini
......................\...........\....\db
......................\...........\....\..\add_sub_ine.tdf
......................\..........

CodeBus www.codebus.net