Welcome![Sign In][Sign Up]
Location:
Downloads SourceCode Embeded-SCM Develop VHDL-FPGA-Verilog
Title: clock Download
 Description: Original: Based on the VHDL language electronic bell. Modular prepared, you can adjust the time, dynamic scanning is displayed every minute
 Downloaders recently: [More information of uploader zzwuyu]
 To Search: vhdl clock
  • [codeofvhdl2006] - [ Classics design ] the VHDL source cod
  • [clock] - Two buttons control the school at the ti
  • [multifunction_clock] - This is a multi-function digital electro
  • [clock] - Multi-function electronic clocks, time d
File list (Check if you may need any files):
clock
.....\bcd_decoder.bsf
.....\bcd_decoder.vhd
.....\clock.asm.rpt
.....\clock.bdf
.....\clock.done
.....\clock.dpf
.....\clock.fit.eqn
.....\clock.fit.rpt
.....\clock.fit.summary
.....\clock.fld
.....\clock.flow.rpt
.....\clock.map.eqn
.....\clock.map.rpt
.....\clock.map.summary
.....\clock.pin
.....\clock.pof
.....\clock.qpf
.....\clock.qsf
.....\clock.qws
.....\clock.sim.rpt
.....\clock.sof
.....\clock.tan.rpt
.....\clock.tan.summary
.....\clock.vhd
.....\clock.vwf
.....\counter24.bsf
.....\counter24.vhd
.....\counter24.vwf
.....\counter60.bsf
.....\counter60.vhd
.....\db
.....\..\clock.asm.qmsg
.....\..\clock.asm_labs.ddb
.....\..\clock.cbx.xml
.....\..\clock.cmp.cdb
.....\..\clock.cmp.hdb
.....\..\clock.cmp.logdb
.....\..\clock.cmp.qrpt
.....\..\clock.cmp.rdb
.....\..\clock.cmp.tdb
.....\..\clock.cmp0.ddb
.....\..\clock.cmp2.ddb
.....\..\clock.dbp
.....\..\clock.db_info
.....\..\clock.eco.cdb
.....\..\clock.eds_overflow
.....\..\clock.fit.qmsg
.....\..\clock.hier_info
.....\..\clock.hif
.....\..\clock.map.cdb
.....\..\clock.map.hdb
.....\..\clock.map.logdb
.....\..\clock.map.qmsg
.....\..\clock.pre_map.cdb
.....\..\clock.pre_map.hdb
.....\..\clock.psp
.....\..\clock.rpp.qmsg
.....\..\clock.rtlv.hdb
.....\..\clock.rtlv_sg.cdb
.....\..\clock.rtlv_sg_swap.cdb
.....\..\clock.sgate.rvd
.....\..\clock.sgate_sm.rvd
.....\..\clock.sgdiff.cdb
.....\..\clock.sgdiff.hdb
.....\..\clock.signalprobe.cdb
.....\..\clock.sim.hdb
.....\..\clock.sim.qmsg
.....\..\clock.sim.qrpt
.....\..\clock.sim.rdb
.....\..\clock.sim.vwf
.....\..\clock.sld_design_entry.sci
.....\..\clock.sld_design_entry_dsc.sci
.....\..\clock.syn_hier_info
.....\..\clock.tan.qmsg
.....\disp.bsf
.....\disp.vhd
.....\div_clock.bsf
.....\div_clock.vhd
.....\sel_mode.bsf
.....\sel_mode.vhd
.....\talkback
.....\........\clock.asm.talkback.xml
.....\........\clock.fit.talkback.xml
.....\........\clock.map.talkback.xml
.....\........\clock.rpp.talkback.xml
.....\........\clock.sim.talkback.xml
.....\........\clock.tan.talkback.xml
    

CodeBus www.codebus.net