Welcome![Sign In][Sign Up]
Location:
Downloads SourceCode Embeded-SCM Develop VHDL-FPGA-Verilog
Title: 61EDA_D1051 Download
 Description: Prepared using VHDL calculator: to achieve simple addition and subtraction, multiplication and division four computing
 Downloaders recently: [More information of uploader 32111111]
  • [VHDL-fpga] - This is a very good use of VHDL programm
  • [multi_array] - Simulation of a phased array radar anten
  • [comp] - Calculator shows that part of paragraph
  • [111quyushengzhang] - Another classic source of regional growt
  • [1] - Prepared using VHDL Calculator: able to
  • [jishuqi] - With reset and clock enable decimal calc
  • [vhdlcodeforcalculator] - calculator using VHDL CODE
  • [Calculator_altera] - Simple calculator, using VHDL writing, a
File list (Check if you may need any files):
用VHDL编写的计算器:能实现简单的加减乘除四则运算
................................................\calculator
................................................\..........\add.vhd
................................................\..........\add1.vhd
................................................\..........\div.vhd
................................................\..........\fadd.vhd
................................................\..........\fadd4.vhd
................................................\..........\key_ctrl.vhd
................................................\..........\mul.vhd
................................................\..........\mul2.vhd
................................................\..........\segment.vhd
................................................\..........\sign.vhd
................................................\..........\sub.vhd
................................................\..........\top.bit
................................................\..........\top.ucf
................................................\..........\top.vhd
................................................\使用说明请参看右侧注释====〉〉.txt
    

CodeBus www.codebus.net