Welcome！[Sign In] ！[Sign Up]！
Front-page it | Collect it | [中国-简体中文]
FAQ Fav
Location:
Downloads SourceCode Embeded-SCM Develop VHDL-FPGA-Verilog
Title: RS232_pro Download
 Description: RS232 verilog coding the entire parametric design can set the baud rate clock frequency of FPGA to achieve complete transfer pass
 Downloaders recently: [More information of uploader dinsh1985]
 To Search: rs232 verilog Verilog RS232 VHDL rs232 baud rate for fpga verilog rs232 RS232-I2C rs232
  • [asi] - done in the company of an FPGA using the
  • [epp_sram] - Verilog FPGA code languages. Pc machine
  • [UART] - UART serial procedures, verilog statemen
  • [UART_rec] - Verilog serial receive process, ACTEL Fu
  • [b13c_environment] - rs232 controller rs232 to achieve the en
  • [rs232] - dp_xiliux the CPLD Verilog design experi
  • [xilinx_iic_spi] - IIC and xlinx official description of sp
  • [ethernet_tri_mode.tar] - Using FPGA verilog hdl realize Gigabit E
  • [RS232] - RS232 serial communication protocol, ver
  • [RS232_project] - rs232 verilog project，reciver or trancim
File list (Check if you may need any files): 
RS232_pro
.........\async_receiver.v
.........\async_transmitter.v

CodeBus www.codebus.net