Welcome![Sign In][Sign Up]
Location:
Downloads SourceCode Embeded-SCM Develop VHDL-FPGA-Verilog
Title: fenpin Download
 Description: This procedure is the preparation of hardware description language VHDL sub-frequency procedures, to achieve a different frequency input.
 To Search:
File list (Check if you may need any files):
分频
....\compare.vhd
....\dff.vhd
....\fenpin.vhd
....\pinxuan.sch
    

CodeBus www.codebus.net