Welcome![Sign In][Sign Up]
Location:
Downloads SourceCode Embeded-SCM Develop VHDL-FPGA-Verilog
Title: yuelao Download
 Description: Simulation using VHDL language songs Andy Lau
 Downloaders recently: [More information of uploader wazh012]
 To Search:
  • [liangzhu] - Introduction to the Verilog HDL FPGA dev
  • [music] - Simulation using VHDL language music des
  • [5-1] - Simple finite element program. NJF--- th
  • [gequ] - Butterfly song
File list (Check if you may need any files):
月老
....\cmp_state.ini
....\db
....\..\altsyncram_kiq.tdf
....\..\speaker.asm.qmsg
....\..\speaker.cbx.xml
....\..\speaker.cmp.cdb
....\..\speaker.cmp.hdb
....\..\speaker.cmp.rdb
....\..\speaker.cmp.tdb
....\..\speaker.cmp0.ddb
....\..\speaker.db_info
....\..\speaker.eco.cdb
....\..\speaker.fit.qmsg
....\..\speaker.hier_info
....\..\speaker.hif
....\..\speaker.map.cdb
....\..\speaker.map.hdb
....\..\speaker.map.qmsg
....\..\speaker.pre_map.cdb
....\..\speaker.pre_map.hdb
....\..\speaker.psp
....\..\speaker.rtlv.hdb
....\..\speaker.rtlv_sg.cdb
....\..\speaker.rtlv_sg_swap.cdb
....\..\speaker.sgdiff.cdb
....\..\speaker.sgdiff.hdb
....\..\speaker.signalprobe.cdb
....\..\speaker.sld_design_entry.sci
....\..\speaker.sld_design_entry_dsc.sci
....\..\speaker.syn_hier_info
....\..\speaker.tan.qmsg
....\..\speaker_cmp.qrpt
....\mic.mif
....\music.bsf
....\music.cmp
....\music.inc
....\music.vhd
....\music_inst.vhd
....\notetabs.vhd
....\songer.vhd
....\speaker.asm.rpt
....\speaker.done
....\speaker.fit.eqn
....\speaker.fit.rpt
....\speaker.fit.summary
....\speaker.flow.rpt
....\speaker.map.eqn
....\speaker.map.rpt
....\speaker.map.summary
....\speaker.pin
....\speaker.pof
....\speaker.qpf
....\speaker.qsf
....\speaker.qws
....\speaker.sof
....\speaker.tan.rpt
....\speaker.tan.summary
....\speaker.vhd
....\tonetaba.vhd
    

CodeBus www.codebus.net