Welcome![Sign In][Sign Up]
Location:
Downloads SourceCode Embeded-SCM Develop VHDL-FPGA-Verilog
Title: music Download
 Description: Bleeding FPGA, using VHDL to do a music box, please instruct heroes.
 To Search: music music fpga VHDL Music
File list (Check if you may need any files):
music
.....\Block1.vhd
.....\db
.....\..\altsyncram_0u61.tdf
.....\..\altsyncram_f431.tdf
.....\..\altsyncram_og21.tdf
.....\..\we.analyze_file.qmsg
.....\..\we.asm.qmsg
.....\..\we.cbx.xml
.....\..\we.cmp.cdb
.....\..\we.cmp.hdb
.....\..\we.cmp.kpt
.....\..\we.cmp.logdb
.....\..\we.cmp.rdb
.....\..\we.cmp.tdb
.....\..\we.cmp0.ddb
.....\..\we.dbp
.....\..\we.db_info
.....\..\we.eco.cdb
.....\..\we.fit.qmsg
.....\..\we.hier_info
.....\..\we.hif
.....\..\we.map.cdb
.....\..\we.map.hdb
.....\..\we.map.logdb
.....\..\we.map.qmsg
.....\..\we.pre_map.cdb
.....\..\we.pre_map.hdb
.....\..\we.psp
.....\..\we.rtlv.hdb
.....\..\we.rtlv_sg.cdb
.....\..\we.rtlv_sg_swap.cdb
.....\..\we.sgdiff.cdb
.....\..\we.sgdiff.hdb
.....\..\we.signalprobe.cdb
.....\..\we.sld_design_entry.sci
.....\..\we.sld_design_entry_dsc.sci
.....\..\we.syn_hier_info
.....\..\we.tan.qmsg
.....\lpm_rom0.bsf
.....\lpm_rom0.cmp
.....\lpm_rom0.tdf
.....\NoteTabs.vhd
.....\SHUKONGDIV.vhd
.....\SHUKONG_DIV.bsf
.....\SPEAKER.bsf
.....\SPEAKER.vhd
.....\TONETABA.bsf
.....\TONETABA.vhd
.....\we.asm.rpt
.....\we.asm.rpt.htm
.....\we.bdf
.....\we.cmp.rpt
.....\we.cmp.rpt.htm
.....\we.done
.....\we.fit.eqn
.....\we.fit.eqn.htm
.....\we.fit.rpt
.....\we.fit.rpt.htm
.....\we.fit.smsg
.....\we.fit.summary
.....\we.flow.rpt
.....\we.flow.rpt.htm
.....\we.map.eqn
.....\we.map.eqn.htm
.....\we.map.rpt
.....\we.map.rpt.htm
.....\we.map.summary
.....\we.pin
.....\we.pof
.....\we.qpf
.....\we.qsf
.....\we.qws
.....\we.sof
.....\we.tan.rpt
.....\we.tan.rpt.htm
.....\we.tan.summary
.....\YINYUE.mif
    

CodeBus www.codebus.net