Viterbi_RAKE This is a description language with v

Title: Viterbi_RAKE

Category:
VHDL-FPGA-Verilog
Tags:
File Size:
8.43mb
Update:
2008-10-13
Downloads:
1 Times
Uploaded by:
lwy_xd

Description: This is a description language with verilog viterbi decoding and rake receiver of the article, very practical, here are grateful for this article was

Downloaders recently: [More information of uploader lwy_xd]

To Search: verilog Viterbi Verilog viterbi rake Verilog receiver

[viterbi_decoder] - classic Viterbi decoding procedures for
[turbo_code_wy] - turbo code compiler, using MATLAB.
[fivechess50] - VB write a 331 game, man-machine does no
[small_rtos1.20.3] - 51 SCM in running a small OS, but the la
[rakeRecieve_CDMA] - Rake receiver, easy to understand, is fr
[mit-ofdm-wifi] - MIT on the OFDM transceiver, WIFI transc
[usart_verilog] - Universal Serial Asynchronous Receiver T
[ethernet_tri_mode_rtl.tar] - Verilog realize asynchronous UART code,
[RAKE_receiver_for_DS-SS_systems_-_rev1.0] - RAKE receiver for DS-SS systems- rev1.0
[rake_simulation] - matlab CDMA spread spectrum communicatio

File list (Check if you may need any files):

Main Category

SourceCode

Web Code

Develop Tools

Document

Other resource

Category

Games

Plug-in

Trojan

Program registrar

SDK

Other

About site

CodeBus www.codebus.net