Description: Using 0.18um standard CMOS process design, embedded ASIX CORE (32 bit RISC core, compatible with ARM720T, with 8KB Data Cache directives and full-featured MMU), the use of the structure of von Neumann
- [alphabet1] - capital letters identification procedure
- [HWR] - Handwriting recognition the new procedur
- [AVR] - Students want to learn AVR Come, good Do
- [test] - The total test procedure can not only de
- [RBF] - RBF procedures can realize function fitt
- [IIS] - Southeast University ARM7 chip developed
- [mac] - SEP4020 on DM9161E in application, is th
- [S3C6410X_Type_Circuit_Design_Guide_rev1.00] - S3C6410 circuit design must read this do
File list (Check if you may need any files):
Download