- Category:
- SCM
- Tags:
-
[Text]
- File Size:
- 1kb
- Update:
- 2012-11-26
- Downloads:
- 0 Times
- Uploaded by:
- sxykerry
Description: Computer simulation on the design of I2C bus with a parallel port D0 (PIN2) Analog SCL signal, with D1 (PIN3) Analog signal SDA. According to the IIC bus specification level
To Search:
- [WordTest] - Back word memory small, convenient and v
- [1-6] - FPGA board was incidental to buy the tut
File list (Check if you may need any files):
3.txt
Download