Welcome![Sign In][Sign Up]
Location:
Downloads SourceCode Embeded-SCM Develop VHDL-FPGA-Verilog
Title: jishiqi Download
 Description: Knowledge of the use of digital circuits, the 24 hours time, and there is an alarm clock function and buzzer
 Downloaders recently: [More information of uploader llw1318]
 To Search:
File list (Check if you may need any files):
jishiqi
.......\bjxs.bdf
.......\bjxs.bsf
.......\cmp_state.ini
.......\db
.......\..\shzzh.asm.qmsg
.......\..\shzzh.cbx.xml
.......\..\shzzh.cmp.cdb
.......\..\shzzh.cmp.hdb
.......\..\shzzh.cmp.rdb
.......\..\shzzh.cmp.tdb
.......\..\shzzh.cmp0.ddb
.......\..\shzzh.db_info
.......\..\shzzh.eco.cdb
.......\..\shzzh.eds_overflow
.......\..\shzzh.fit.qmsg
.......\..\shzzh.fnsim.cdb
.......\..\shzzh.fnsim.hdb
.......\..\shzzh.hier_info
.......\..\shzzh.hif
.......\..\shzzh.map.cdb
.......\..\shzzh.map.hdb
.......\..\shzzh.map.qmsg
.......\..\shzzh.pre_map.cdb
.......\..\shzzh.pre_map.hdb
.......\..\shzzh.psp
.......\..\shzzh.rtlv.hdb
.......\..\shzzh.rtlv_sg.cdb
.......\..\shzzh.rtlv_sg_swap.cdb
.......\..\shzzh.sgdiff.cdb
.......\..\shzzh.sgdiff.hdb
.......\..\shzzh.signalprobe.cdb
.......\..\shzzh.sim.hdb
.......\..\shzzh.sim.qmsg
.......\..\shzzh.sim.rdb
.......\..\shzzh.sim.vwf
.......\..\shzzh.sld_design_entry.sci
.......\..\shzzh.sld_design_entry_dsc.sci
.......\..\shzzh.syn_hier_info
.......\..\shzzh.tan.qmsg
.......\..\shzzh_cmp.qrpt
.......\fen.bdf
.......\fengming.bdf
.......\fengming.bsf
.......\fenpin.bdf
.......\fenpin.bsf
.......\fenpin.vwf
.......\fm.bdf
.......\fm.bsf
.......\jiben.bdf
.......\jiben2.bdf
.......\jiben2.bsf
.......\jishijiaozheng.bdf
.......\jishijiaozheng.bsf
.......\jishijiaozheng.vwf
.......\ling.bdf
.......\ling.bsf
.......\miao.bdf
.......\miao.vwf
.......\mo48.bdf
.......\mo48.bsf
.......\mo48.vwf
.......\naoning.bdf
.......\naoning.bsf
.......\naoning.vwf
.......\serv_req_info.txt
.......\shi.bdf
.......\shi.vwf
.......\shifenmiao.bdf
.......\shifenmiao.bsf
.......\shifenmiao.vwf
.......\shzzh.asm.rpt
.......\shzzh.cdf
.......\shzzh.done
.......\shzzh.fit.eqn
.......\shzzh.fit.rpt
.......\shzzh.fit.summary
.......\shzzh.flow.rpt
.......\shzzh.map.eqn
.......\shzzh.map.rpt
.......\shzzh.map.summary
.......\shzzh.pin
.......\shzzh.pof
.......\shzzh.qpf
.......\shzzh.qsf
.......\shzzh.qws
.......\shzzh.sim.rpt
.......\shzzh.sof
.......\shzzh.tan.rpt
.......\shzzh.tan.summary
.......\xianshi.bdf
.......\xianshi.bsf
.......\xianshi.vwf
    

CodeBus www.codebus.net