Welcome！[Sign In] ！[Sign Up]！
Front-page it | Collect it | [中国-简体中文]
FAQ Fav
Location:
Downloads SourceCode Embeded-SCM Develop VHDL-FPGA-Verilog
Title: FIFO_EMIF Download
 Description: FPGA implementation through the EMIF bus regularly send data to the DSP function
 Downloaders recently: [More information of uploader bitfengyun]
 To Search: emif vhdl emif altera fp emif fpga vhdl alte EMIF FP VHDL DSP
  • [test_8019] - 8019 DSP2407 chip control the Web server
  • [edmatest] - TI DSP tms320c6416 EDMA test code, inclu
  • [UART-EDMA] - TMS320C6713 EDMA used to achieve UART co
  • [DEC6713] - DSP tms320c6713 the EMIF configuration f
  • [DSP_EMIF_if] - FPGA development process, the contents a
  • [EMIF_COM] - the interface for TI DSP and Xilinx s FP
File list (Check if you may need any files): 
FIFO_EMIF
.........\.lso
.........\chi_in.cdc
.........\clkdcm.v
.........\clkdcm.xaw
.........\clkdcm_arwz.ucf
.........\datafifo.asy
.........\datafifo.ngc
.........\datafifo.sym
.........\datafifo.v
.........\datafifo.veo
.........\datafifo.vhd
.........\datafifo.vho
.........\datafifo.xco
.........\datafifo_fifo_generator_v3_3_xst_1.lso
.........\datafifo_fifo_generator_v3_3_xst_1_vhdl.prj
.........\datafifo_flist.txt
.........\datafifo_readme.txt
.........\datafifo_xmdf.tcl
.........\device_usage_statistics.html
.........\emif.ucf
.........\fifo2dsp.bgn
.........\fifo2dsp.bit
.........\FIFO2DSP.bld
.........\FIFO2DSP.cmd_log
.........\fifo2dsp.drc
.........\FIFO2DSP.lso
.........\FIFO2DSP.mcs
.........\FIFO2DSP.ncd
.........\FIFO2DSP.ngc
.........\FIFO2DSP.ngd
.........\FIFO2DSP.ngr
.........\FIFO2DSP.pad
.........\FIFO2DSP.par
.........\FIFO2DSP.pcf
.........\FIFO2DSP.prj
.........\FIFO2DSP.prm
.........\FIFO2DSP.sig
.........\FIFO2DSP.stx
.........\FIFO2DSP.syr
.........\fifo2dsp.twr
.........\fifo2dsp.twx
.........\FIFO2DSP.unroutes
.........\FIFO2DSP.ut
.........\FIFO2DSP.v
.........\FIFO2DSP.xpi
.........\FIFO2DSP.xst
.........\FIFO2DSP_guide.ncd
.........\FIFO2DSP_map.map
.........\FIFO2DSP_map.mrp
.........\FIFO2DSP_map.ncd
.........\FIFO2DSP_map.ngm
.........\FIFO2DSP_pad.csv
.........\FIFO2DSP_pad.txt
.........\FIFO2DSP_prev_built.ngd
.........\FIFO2DSP_summary.html
.........\FIFO2DSP_summary.xml
.........\FIFO2DSP_ucf.ucf
.........\FIFO2DSP_usage.xml
.........\FIFO2DSP_vhdl.prj
.........\FIFO_EMIF.ipf
.........\FIFO_EMIF.ipf_ISE_Backup
.........\FIFO_EMIF.ise
.........\FIFO_EMIF.ise_ISE_Backup
.........\FIFO_EMIF.ntrc_log
.........\FIFO_EMIF.restore
.........\fifo_generator_release_notes.txt
.........\fifo_generator_ug175.pdf
.........\freq_high2low.v
.........\templates
.........\.........\coregen.xml
.........\tmp
.........\...\_cg
.........\transcript
.........\Untitled.prm
.........\Untitled.sig
.........\vsim.wlf
.........\wave.do
.........\work
.........\....\clkdcm
.........\....\......\behavioral.asm
.........\....\......\behavioral.dat
.........\....\......\verilog.asm
.........\....\......\_primary.dat
.........\....\......\_primary.vhd
.........\....\datafifo
.........\....\........\datafifo_a.asm
.........\....\........\datafifo_a.dat
.........\....\........\_primary.dat
.........\....\freq_high2low
.........\....\.............\verilog.asm
.........\....\.............\_primary.dat
.........\....\.............\_primary.vhd
.........\....\glbl
.........\....\....\verilog.asm
.........\....\....\_primary.dat
.........\....\....\_primary.vhd
.........\....\xkf_dsp_fifo
.........\....\............\verilog.asm
.........\....\............\_primary.dat

CodeBus www.codebus.net