Welcome![Sign In][Sign Up]
Location:
Downloads SourceCode Embeded-SCM Develop VHDL-FPGA-Verilog
Title: fequency Download
 Description: VHDL language used to describe the project examples Cymometer (quartus 7.2 at the use of)
 Downloaders recently: [More information of uploader shenhuan1885]
 To Search:
  • [FreqCounter] - an effective place to four the number of
  • [te187] - Based on high-speed serial BCD code of t
File list (Check if you may need any files):
fequency
........\cout4.v
........\cout4.v.bak
........\db
........\..\prev_cmp_fequency.qmsg
........\..\prev_cmp_testctl.asm.qmsg
........\..\prev_cmp_testctl.fit.qmsg
........\..\prev_cmp_testctl.map.qmsg
........\..\prev_cmp_testctl.sim.qmsg
........\..\prev_cmp_testctl.tan.qmsg
........\..\testctl.asm.qmsg
........\..\testctl.asm_labs.ddb
........\..\testctl.cbx.xml
........\..\testctl.cmp.bpm
........\..\testctl.cmp.cdb
........\..\testctl.cmp.ecobp
........\..\testctl.cmp.hdb
........\..\testctl.cmp.logdb
........\..\testctl.cmp.rdb
........\..\testctl.cmp.tdb
........\..\testctl.cmp0.ddb
........\..\testctl.db_info
........\..\testctl.eco.cdb
........\..\testctl.eds_overflow
........\..\testctl.fit.qmsg
........\..\testctl.hier_info
........\..\testctl.hif
........\..\testctl.map.bpm
........\..\testctl.map.cdb
........\..\testctl.map.ecobp
........\..\testctl.map.hdb
........\..\testctl.map.logdb
........\..\testctl.map.qmsg
........\..\testctl.map_bb.cdb
........\..\testctl.map_bb.hdb
........\..\testctl.map_bb.hdbx
........\..\testctl.map_bb.logdb
........\..\testctl.pre_map.cdb
........\..\testctl.pre_map.hdb
........\..\testctl.psp
........\..\testctl.root_partition.cmp.atm
........\..\testctl.root_partition.cmp.dfp
........\..\testctl.root_partition.cmp.hdbx
........\..\testctl.root_partition.cmp.logdb
........\..\testctl.root_partition.cmp.rcf
........\..\testctl.root_partition.map.atm
........\..\testctl.root_partition.map.hdbx
........\..\testctl.root_partition.map.info
........\..\testctl.rtlv.hdb
........\..\testctl.rtlv_sg.cdb
........\..\testctl.rtlv_sg_swap.cdb
........\..\testctl.sgdiff.cdb
........\..\testctl.sgdiff.hdb
........\..\testctl.signalprobe.cdb
........\..\testctl.sim.cvwf
........\..\testctl.sim.hdb
........\..\testctl.sim.qmsg
........\..\testctl.sim.rdb
........\..\testctl.sld_design_entry.sci
........\..\testctl.sld_design_entry_dsc.sci
........\..\testctl.syn_hier_info
........\..\testctl.tan.qmsg
........\..\testctl.tis_db_list.ddb
........\..\testctl.tmw_info
........\..\wed.wsf
........\fequency.bdf
........\fequency.bsf
........\fequency.qpf
........\fequency.vwf
........\reg32b.v
........\second.v
........\second.v.bak
........\second.vwf
........\testctl.asm.rpt
........\testctl.done
........\testctl.fit.rpt
........\testctl.fit.smsg
........\testctl.fit.summary
........\testctl.flow.rpt
........\testctl.map.rpt
........\testctl.map.summary
........\testctl.pin
........\testctl.pof
........\testctl.qsf
........\testctl.sim.rpt
........\testctl.sof
........\testctl.tan.rpt
........\testctl.tan.summary
........\testctl.v
........\testctl.vwf
    

CodeBus www.codebus.net