Welcome！[Sign In] ！[Sign Up]！
Front-page it | Collect it | [中国-简体中文]
FAQ Fav
Location:
Downloads SourceCode Embeded-SCM Develop VHDL-FPGA-Verilog
Title: zhuangtaiji Download
 Description: This procedure as a single process moore-type finite state machine underlying the design of the source code.
 Downloaders recently: [More information of uploader th.jane]
 To Search:
File list (Check if you may need any files): 
zhuangtaiji
...........\LIB.DLS
...........\moore1.acf
...........\moore1.fit
...........\moore1.hex
...........\moore1.hif
...........\moore1.mmf
...........\moore1.ndb
...........\moore1.pin
...........\moore1.pof
...........\moore1.rpt
...........\moore1.snf
...........\moore1.sof
...........\MOORE1.sym
...........\moore1.ttf
...........\moore1.vhd
...........\U4884474.DLS
...........\U7951487.DLS
...........\U9576303.DLS

CodeBus www.codebus.net