Welcome![Sign In][Sign Up]
Location:
Downloads SourceCode Embeded-SCM Develop VHDL-FPGA-Verilog
Title: clock Download
 Description: VHDL Electronics afternoon bell time on the whole point timekeeping
 Downloaders recently: [More information of uploader ftyszyx]
 To Search:
File list (Check if you may need any files):
vhdl clock
..........\EDA实验板电路原理图(1).pdf
..........\EDA实验板电路原理图(2).pdf
..........\多功能数字钟(要求).doc
..........\总体框图.vsd
..........\数字系统设计报告.doc
..........\程序总体框图.bmp
..........\程序文件
..........\........\test
..........\........\....\alert.bsf
..........\........\....\alert.vhd
..........\........\....\alert.vhd.bak
..........\........\....\alert.vwf
..........\........\....\braz.bsf
..........\........\....\braz.vhd
..........\........\....\braz.vhd.bak
..........\........\....\braz.vwf
..........\........\....\clock.bdf
..........\........\....\clock.vhd
..........\........\....\clock.vhd.bak
..........\........\....\count24.bsf
..........\........\....\count24.vhd
..........\........\....\count24.vhd.bak
..........\........\....\count24.vwf
..........\........\....\count60.bsf
..........\........\....\count60.vhd
..........\........\....\count60.vhd.bak
..........\........\....\count60.vwf
..........\........\....\day.bsf
..........\........\....\day.vhd
..........\........\....\day.vhd.bak
..........\........\....\day.vwf
..........\........\....\db
..........\........\....\..\add_sub_3kh.tdf
..........\........\....\..\add_sub_5kh.tdf
..........\........\....\..\add_sub_6kh.tdf
..........\........\....\..\add_sub_m9c.tdf
..........\........\....\..\add_sub_n9c.tdf
..........\........\....\..\add_sub_o9c.tdf
..........\........\....\..\add_sub_onh.tdf
..........\........\....\..\add_sub_p9c.tdf
..........\........\....\..\add_sub_pnh.tdf
..........\........\....\..\add_sub_q5c.tdf
..........\........\....\..\add_sub_q9c.tdf
..........\........\....\..\add_sub_r5c.tdf
..........\........\....\..\add_sub_r9c.tdf
..........\........\....\..\add_sub_s9c.tdf
..........\........\....\..\add_sub_vch.tdf
..........\........\....\..\alt_u_div_1le.tdf
..........\........\....\..\alt_u_div_tke.tdf
..........\........\....\..\lpm_divide_9ql.tdf
..........\........\....\..\lpm_divide_bql.tdf
..........\........\....\..\prev_cmp_test.asm.qmsg
..........\........\....\..\prev_cmp_test.fit.qmsg
..........\........\....\..\prev_cmp_test.map.qmsg
..........\........\....\..\prev_cmp_test.sim.qmsg
..........\........\....\..\prev_cmp_test.tan.qmsg
..........\........\....\..\sign_div_unsign_fkh.tdf
..........\........\....\..\sign_div_unsign_hkh.tdf
..........\........\....\..\test.asm.qmsg
..........\........\....\..\test.cbx.xml
..........\........\....\..\test.cmp.cdb
..........\........\....\..\test.cmp.hdb
..........\........\....\..\test.cmp.logdb
..........\........\....\..\test.cmp.rdb
..........\........\....\..\test.cmp.tdb
..........\........\....\..\test.cmp0.ddb
..........\........\....\..\test.dbp
..........\........\....\..\test.db_info
..........\........\....\..\test.eco.cdb
..........\........\....\..\test.eds_overflow
..........\........\....\..\test.fit.qmsg
..........\........\....\..\test.hier_info
..........\........\....\..\test.hif
..........\........\....\..\test.map.cdb
..........\........\....\..\test.map.hdb
..........\........\....\..\test.map.logdb
..........\........\....\..\test.map.qmsg
..........\........\....\..\test.pre_map.cdb
..........\........\....\..\test.pre_map.hdb
..........\........\....\..\test.psp
..........\........\....\..\test.pss
..........\........\....\..\test.rpp.qmsg
..........\........\....\..\test.rtlv.hdb
..........\........\....\..\test.rtlv_sg.cdb
..........\........\....\..\test.rtlv_sg_swap.cdb
..........\........\....\..\test.sgate.rvd
..........\........\....\..\test.sgate_sm.rvd
..........\........\....\..\test.sgdiff.cdb
..........\........\....\..\test.sgdiff.hdb
..........\........\....\..\test.sim.cvwf
..........\........\....\..\test.sim.hdb
..........\........\....\..\test.sim.qmsg
..........\........\....\..\test.sim.rdb
..........\........\....\..\test.sld_design_entry.sci
..........\........\....\..\test.sld_design_entry_dsc.sci
..........\........\....\..\test.syn_hier_info
..........\........\....\..\test.tan.qmsg
..........\........\....\..\wed.wsf
..........\........\....\debounce.bsf
    

CodeBus www.codebus.net