Description: Verilog language implementation of the digital clock, alarm clock features a variety of regular table similar to the real experimental platform ~ using EDA implementation ~ ~
- [verilog-clock] - -Multifunctional digital clock written i
- [shzzh] - This is the FPGA to achieve the digital
- [clock24] - This is a digital clock Verilog simulati
- [ASP+SQL] - Database of curriculum design, materials
- [txxclock] - VHDL prepared digital clock, in the Q-ii
- [Timer] - verilog language to achieve ep2c5 timer,
- [verilog-counter] - Verilog
File list (Check if you may need any files):
clock_verilog.txt
Download