Welcome![Sign In][Sign Up]
Location:
Downloads SourceCode Embeded-SCM Develop VHDL-FPGA-Verilog
Title: dds_using_FPGA Download
 Description: FPGA realization of the use of DDS compiled no errors. Compiler environment QuartusII7.2, the environment integrated IP core, can improve the development efficiency.
 Downloaders recently: [More information of uploader why6bt]
 To Search: cos.mif sin.mif
File list (Check if you may need any files):
dds_using_FPGA
..............\cos.mif
..............\cos_rom.bsf
..............\cos_rom.inc
..............\cos_rom.tdf
..............\db
..............\..\add_sub_6fg.tdf
..............\..\altsyncram_3u41.tdf
..............\..\altsyncram_4pi2.tdf
..............\..\altsyncram_90m1.tdf
..............\..\altsyncram_9pi2.tdf
..............\..\altsyncram_b431.tdf
..............\..\altsyncram_ut41.tdf
..............\..\altsyncram_vpl1.tdf
..............\..\dds.db_info
..............\..\dds.eco.cdb
..............\..\dds.sld_design_entry.sci
..............\..\decode_ogi.tdf
..............\..\mux_ogc.tdf
..............\dds.asm.rpt
..............\dds.done
..............\dds.fit.rpt
..............\dds.fit.smsg
..............\dds.fit.summary
..............\dds.flow.rpt
..............\dds.map.rpt
..............\dds.map.summary
..............\dds.pin
..............\dds.qpf
..............\dds.qsf
..............\dds.qws
..............\dds.tan.rpt
..............\dds.tan.summary
..............\dds_assignment_defaults.qdf
..............\dds_lut.bdf
..............\dds_lut.bsf
..............\dds_lut.v
..............\mux4.bsf
..............\mux4.inc
..............\mux4.tdf
..............\ram.bsf
..............\ram.inc
..............\ram.tdf
..............\sin.mif
..............\sin_rom.bsf
..............\sin_rom.inc
..............\sin_rom.tdf
..............\square.bsf
..............\square.inc
..............\square.tdf
..............\squra.mif
    

CodeBus www.codebus.net