Welcome![Sign In][Sign Up]
Location:
Downloads SourceCode Embeded-SCM Develop VHDL-FPGA-Verilog
Title: shuzizhongdianlu Download
 Description: The use of counters and prescaler design a real-time clock. Mold needs a total of 24 counters, 2 Die 6 counters, two-mode 10 counters, a generation of 1Hz the divider and six digital tube decoder. End-users HEX5 ~ HEX4 show hours (0 ~ 23), with HEX3 ~ HEX2 show minutes (0 ~ 59), with HEX1 ~ HEX0 showed seconds (0 ~ 59).
 Downloaders recently: [More information of uploader linyao.jj]
 To Search:
  • [12.5fenpin] - Clock Generation Circuit, 12.5 times the
File list (Check if you may need any files):
shuzizhongdianlu.txt
    

CodeBus www.codebus.net