Welcome![Sign In][Sign Up]
Location:
Downloads SourceCode Embeded-SCM Develop VHDL-FPGA-Verilog
Title: CPLDFPGA-manual Download
 Description: err
 Downloaders recently: [More information of uploader ]
 To Search:
  • [Xilinx_FPGA] - Introduced the entire FPGA design proces
  • [ENCODE] - Interleaved Coded achieve this source, s
File list (Check if you may need any files):
readme.html
《CPLDFPGA嵌入式应用开发技术白金手册》
......................................\第10章
......................................\......\DDS
......................................\......\...\DDS_DDS.sym
......................................\......\...\DDS_DDS.VHD
......................................\......\...\DDS_DDS_ROM.sym
......................................\......\...\dds_dds_rom.vhd
......................................\......\FIFO
......................................\......\....\FIFO.sym
......................................\......\....\fifo.vhd
......................................\......\readme.txt
......................................\......\交通控制灯
......................................\......\..........\light.quartus
......................................\......\..........\light.vhd
......................................\......\信号发生器
......................................\......\..........\aaf.mif
......................................\......\..........\ADDR.sym
......................................\......\..........\addr.vhd
......................................\......\..........\ADDR_A_F.sym
......................................\......\..........\addr_a_f.vhd
......................................\......\..........\add_a_f.vhd
......................................\......\..........\asin.mif
......................................\......\..........\DIS_SIG.sym
......................................\......\..........\dis_sig.vhd
......................................\......\..........\DIVISION10.sym
......................................\......\..........\division10.vhd
......................................\......\..........\DIVISION4.sym
......................................\......\..........\division4.vhd
......................................\......\..........\DRIVE.sym
......................................\......\..........\drive.vhd
......................................\......\..........\FANGBO.sym
......................................\......\..........\fangbo.vhd
......................................\......\..........\key.gdf
......................................\......\..........\key.sym
......................................\......\..........\KEY1.sym
......................................\......\..........\key1.vhd
......................................\......\..........\LUT.sym
......................................\......\..........\lut.vhd
......................................\......\..........\LUT_A_F.sym
......................................\......\..........\lut_a_f.vhd
......................................\......\..........\Result.sym
......................................\......\..........\Result.vhd
......................................\......\..........\Result_inst.vhd
......................................\......\..........\RSNAND.sym
......................................\......\..........\rsnand.vhd
......................................\......\..........\SANJIAO.sym
......................................\......\..........\sanjiao.vhd
......................................\......\..........\SEL2.sym
......................................\......\..........\sel2.vhd
......................................\......\..........\selampl.vhd
......................................\......\..........\SEL_AMPL.sym
......................................\......\..........\sel_ampl.vhd
......................................\......\..........\SHOW.sym
......................................\......\..........\show.vhd
......................................\......\..........\test.vhd
......................................\......\..........\testrom.sym
......................................\......\..........\testrom.vhd
......................................\......\..........\testrom_inst.vhd
......................................\......\..........\testup.gdf
......................................\......\..........\testup.sym
......................................\......\..........\testup_f_k.gdf
......................................\......\..........\testup_f_k.sym
...

CodeBus www.codebus.net