Description: Verilog-based design of fir filter using the parallel architecture. In front of the basis of adding four water (adder, parallel multiplier, multiply the result of the sum of two), through the verification.
To Search:
File list (Check if you may need any files):
fir_parall
..........\fir_parall_v1.v
..........\t_fir.v
..........\说明.txt
Download