Welcome![Sign In][Sign Up]
Location:
Downloads SourceCode Embeded-SCM Develop VHDL-FPGA-Verilog
Title: clocksystem Download
 Description: This document is aimed at understanding clock control system and write a VHDL source code.
 Downloaders recently: [More information of uploader 404327024]
 To Search:
File list (Check if you may need any files):
clock system
............\alarmclock.bdf
............\alarm_clock.asm.rpt
............\ALARM_CLOCK.bsf
............\alarm_clock.done
............\alarm_clock.dpf
............\alarm_clock.fit.rpt
............\alarm_clock.fit.smsg
............\alarm_clock.fit.summary
............\alarm_clock.flow.rpt
............\alarm_clock.fuction.sim.vwf
............\alarm_clock.map.rpt
............\alarm_clock.map.summary
............\alarm_clock.pin
............\alarm_clock.pof
............\alarm_clock.qpf
............\alarm_clock.qsf
............\alarm_clock.qws
............\alarm_clock.sim.rpt
............\alarm_clock.sim.vwf
............\alarm_clock.sof
............\alarm_clock.tan.rpt
............\alarm_clock.tan.summary
............\alarm_clock.vhd
............\alarm_clock.vwf
............\alarm_controller.vhd
............\alarm_counter.vhd
............\alarm_reg.vhd
............\db
............\..\add_sub_3kh.tdf
............\..\add_sub_4rh.tdf
............\..\add_sub_nsh.tdf
............\..\add_sub_vue.tdf
............\..\alarm_clock.asm.qmsg
............\..\alarm_clock.cbx.xml
............\..\alarm_clock.cmp.cdb
............\..\alarm_clock.cmp.hdb
............\..\alarm_clock.cmp.kpt
............\..\alarm_clock.cmp.logdb
............\..\alarm_clock.cmp.rdb
............\..\alarm_clock.cmp.tdb
............\..\alarm_clock.cmp0.ddb
............\..\alarm_clock.dbp
............\..\alarm_clock.db_info
............\..\alarm_clock.eco.cdb
............\..\alarm_clock.eds_overflow
............\..\alarm_clock.fit.qmsg
............\..\alarm_clock.fnsim.cdb
............\..\alarm_clock.fnsim.hdb
............\..\alarm_clock.fnsim.qmsg
............\..\alarm_clock.hier_info
............\..\alarm_clock.hif
............\..\alarm_clock.map.cdb
............\..\alarm_clock.map.hdb
............\..\alarm_clock.map.logdb
............\..\alarm_clock.map.qmsg
............\..\alarm_clock.pre_map.cdb
............\..\alarm_clock.pre_map.hdb
............\..\alarm_clock.psp
............\..\alarm_clock.rtlv.hdb
............\..\alarm_clock.rtlv_sg.cdb
............\..\alarm_clock.rtlv_sg_swap.cdb
............\..\alarm_clock.sgdiff.cdb
............\..\alarm_clock.sgdiff.hdb
............\..\alarm_clock.signalprobe.cdb
............\..\alarm_clock.sim.hdb
............\..\alarm_clock.sim.qmsg
............\..\alarm_clock.sim.rdb
............\..\alarm_clock.sim.vwf
............\..\alarm_clock.sld_design_entry.sci
............\..\alarm_clock.sld_design_entry_dsc.sci
............\..\alarm_clock.smp_dump.txt
............\..\alarm_clock.syn_hier_info
............\..\alarm_clock.tan.qmsg
............\..\mux_3ec.tdf
............\..\mux_jcc.tdf
............\..\wed.zsf
............\decoder.vhd
............\display_driver.vhd
............\fq_divider.vhd
............\key_buffer.vhd
............\p_alarm.vhd
............\代码讲解.txt
............\闹钟控制设计.exe
............\闹钟系统讲稿.ppt
    

CodeBus www.codebus.net