Description: Control module is the core of Cymometer with features as described below: The input data to determine and output stall signals - 10KHZ highest for 1010, for high-grade, the lowest for 0000, the decimal point does not shine, table-free signal ---100KHZ highest for 1010, for high-grade, the highest for 0000, for low-grade tests - 1MHZ, 10MHZ with 100KHz test file. Stalls for different output signals of different time-base - 100ms time base signal for the measurement of 10KHz stalls- 10ms time base signal for the measurement of 100KHz stalls- 1ms time base signal for 1MHz stalls Measurement- 0.1ms time base signal for the measurement of 10MHz stalls
To Search:
- [examples] - The Verilog source instance of wang jinm
- [shopenglish] - shoping english English website source r
- [mgwwz] - Times the background to the lack of prop
- [freq] - Intelligent frequency meter 1. Frequency
- [fangzhen] - VHDL code: Using the principle of freque
- [zidonghuandang] - Automatically converted to the frequency
File list (Check if you may need any files):
Download