Description: - DESCRIPTION: Shift register- Type: univ- Width: 4- Shift direction: right/left (right active high )---- CLK active: high- CLR active: high- CLR type: synchronous-- SET active: high- SET type: synchronous- LOAD active: high- CE active: high- SERIAL input: SI
- [fenxin] - Fractal Simulation of the leaves, green
- [shift] - Simple shift register with testbench in
- [shiftregister] - Shift Register. VHDL code and its testbe
- [code] - it is acode for shift register
- [lpm_shiftreg(2)] - shift register with Quartus II
File list (Check if you may need any files):
Download