Welcome！[Sign In] ！[Sign Up]！
Front-page it | Collect it | [中国-简体中文]
FAQ Fav
Location:
Downloads Other resource
Title: shiyan14 Download
  • Category:
  • VHDL-FPGA-Verilog
  • Tags:
  • File Size:
  • 160.61kb
  • Update:
  • 2008-10-13
  • Downloads:
  • 0 Times
  • Uploaded by:
 Description: VHDL language experimental digital clock function, can be manually adjusted, the set-up à bell, etc.
 Downloaders recently: [More information of uploader ]
 To Search:
  • [maze] - A maze of small programs that can help l
File list (Check if you may need any files):

CodeBus www.codebus.net