uart_regs This procedure for the serial communicat - CodeBus

Welcome！[Sign In] ！[Sign Up]！

Front-page it | Collect it | [中国-简体中文]

FAQ Fav

Location:

Title: uart_regs

Category:
VHDL-FPGA-Verilog
Tags:
[VHDL] [源码]
File Size:
757.85kb
Update:
2008-10-13
Downloads:
0 Times
Uploaded by:
linuxjiang

Description: This procedure for the serial communication procedures, the use of Verilog language, after simulation has been adopted.

Downloaders recently: [More information of uploader linuxjiang]

To Search: verilog uart

[filesystemformat] - the fat file system format
[touch_screen ] - Infomation of touch screen,include some
[pro001_buzzer] - FPGA use buzzer control procedures, usin
[source_files] - FPGA and DSP EMIFA mouth interface progr
[djpeg_vlsi] - jpeg decoder circuit, is prepared verilo
[bahuanghou] - The problem is mainly used to solve the
[ram] - RAM, Random-access memory, Verilog code
[Serial_CRC] - CRC checksum method of serial realize, v
[pgps-diffserv-ns2] - Ns2 simulation, adding the difference se

File list (Check if you may need any files):

CodeBus www.codebus.net

“CodeBus” is the largest source code store in internet!

1999-2018 CodeBus All Rights Reserved.