Description: design a byte (8) for comparison. Requirements : To compare the size of two bytes, as a greater than [7:0] b [7:0] output margin. Otherwise, low-level output, rewritten test model, in order to enable them to conduct more comprehensive tests.
- [memoryuse] - Verilog HDL language in the FPGA memory
- [schoolrecoder] - 269 lots that can be realized version of
- [OfficeMenu_CSharp] - C# to write the Office Menu code, and a
- [VHDL44model] - 44 instances of VHDL Includes: 8 equal c
- [VHDLjindianshili] - 37 classic VHDL procedures. Have compara
- [bawei] - 4 Data Comparators VHDL language design
- [xinhao001] - Generated sine wave, square wave, sawtoo
- [FPGA_image] - fpga implementation image processing, JP
- [comp] - Numerical comparator, Verilog realizatio
File list (Check if you may need any files):
Download