Title:
interfaces_for_mixed_timing_systems
Download
Description: This paper presents several low-latency mixed-timingFIFO (first-in-first-out) interfaces designs that interface systemson a chip working at different speeds. The connected systemscan be either synchronous or asynchronous. The designs are thenadapted to work between systems with very long interconnectdelays, by migrating a single-clock solution by Carloni et al. (1999, 2000, and 2001) (for latency-insensitive protocols) tomixed-timing domains. The new designs can be made arbitrarilyrobust with regard to metastability and interface operating speeds.Initial simulations for both latency and throughput are promising.
To Search:
File list (Check if you may need any files):
